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SUMMARY 
Empir ica l  and  theore t ica l  inves t iga t ions  of  the  fac tors  tha t  
a f f ec t  t he  fundamen ta l  e l ec t r i ca l  properties of the Si-Si02 
in t e r f ace  have  r e su l t ed  in  t echn iques  fo r '  improv ing  the  r e l i ab i l i t y  
and performance of large scale mul t i l eve l  mic roc i r cu i t  a r r ays .  
A new set  of test s t ruc tures  has  been  prepared  to  eva lua te  the  
fundamental electrical  p rope r t i e s  o f  ox ide - s i l i con  in t e r f aces  of 
t h e  t y p e s  l i k e l y  t o  be found i n  l a r g e  s c a l e  m u l t i l e v e l  m i c r o c i r c u i t  
a r rays .  This  set  w a s  designed for  use on wafers  with product ion 
MOS microc i r cu i t s .  The set includes a s u f f i c i e n t  number of test 
s t r u c t u r e s  t o  r e p r e s e n t  e a c h  t y p e  o f  r e g i o n  i n  a mic roc i r cu i t .  
The se t  inc ludes  both  new t e s t  s t r u c t u r e s  and previously exis t ing 
s t r u c t u r e s  r e d e s i g n e d  t o  have  improved s e n s i t i v i t y .  A d i scuss ion  
i s  g iven  of  the  cons idera t ions  involved  in  the  des ign  of  each  
t e s t  s t r u c t u r e  i n  t h e  se t  and of problems t h a t  a r i s e  i n  t h e i r  
u s e .  
An a d d i t i o n a l  e f fec t  of the in t roduct ion  of  a second layer 
d i e l ec t r i c  has  been  pos tu l a t ed .  Tests have  been  proposed t h a t  
might be applied to simple leakage current measurements taken on 
complex c i r c u i t s  t o  i d e n t i f y  t h e  c a u s e  o f  d e g r a d a t i o n  o r  f a i l u r e .  
MOS transistors,  with and without a second layer  d ie lec t r ic ,  have  
been  sub jec t ed  to  a'n acce lera ted  ag ing  t e s t  and parameter s h i f t s  
were measured. Samples containing aluminum oxide and s i l icon 
n i t r i d e  w e r e  eva lua ted .  
vi i 
. . 
Techniques are g iven  for  measur ing  f ie ld  invers ion  vol tages  
i n  r e g i o n s  n o t  covered by metal. Experimental data are given 
t h a t  compare the  f i e ld  inve r s ion  vo l t age  unde r  'metal t o   t h a t  
i n  r eg ions  no t  unde r  metal, and the importance of  the difference 
between  these  voltages i s  discussed.  Experimental data are given 
on f a s t  state annealing and it has been shown tha t  t he  p rocess  
t h a t  a n n e a l s  f a s t  s tates from beneath metal does not anneal them 
from under narrow metal lines. The effects of  process ing  var iab les  
on surface recombination velocity have been measured, and compared 
w i t h  t h e  e f f e c t s  of these  var iab les  on  leakage  cur ren t .  Direct 
r' 
; measurements   of   the   surface  conduct ivi ty   of   insulator   layers  
used in  mic roc i r cu i t s  have  shown vapor  p la ted  phosphos i l ica te  t o  
: have a s u r p r i s i n g l y  low sur face   conduct iv i ty .  D a t a  have  been  taken 
kha t  fur ther  suppor t  a p o s t u l a t e  t h a t  m o b i l e  i o n  d e n s i t i e s  i n  a n  
_*-- . 




This is the  four th  Sc ien t i f ic  Repor t  on a program 
of  both theoret ical  and experimental  s tudies  designed to  improve 
the understanding of  the means by wh ich  l a rge  sca l e  in t eg ra t ed  
( L S I )  c i r c u i t r y  c a n  be made t o  y i e l d  t h e  p r e d i c t e d  improvements i n  
m i c r o c i r c u i t  r e l i a b i l i t y .  
I n  prev ious  Sc len t i f ic  Repor ts  on t h i s  program, w e  
reviewed i n  d e t a i l  e a c h  of the known s u r f a c e - r e l a t e d  f a c t o r s  t h a t  
might be e x p e c t e d  t o  i n f l u e n c e  t h e  r e l i a b i l i t y  of LSI c i r c u i t r y .  
W e  a l so  d iscussed  the  increased  complexi ty  of  the  fabr ica t ion  
p rocesses  r equ i r ed  to  bu i ld  LSI c i r c u i t r y  and ind ica t ed  poss ib l e  
ways i n  which the  new m a t e r i a l s ,  new processes  or  the  new l e v e l  
of complexity might be expec ted  to  cont r ibu te  to  the  problem of  
ma in ta in ing  the  des i r ed  r e l i ab i l i t y  o f  the c i r c u i t r y .  
Our  invest igat ions have been designed to  provide information 
t h a t  i s  app l i cab le  bo th  to  b ipo la r  and MOS microc i r cu i t  s t ructures .  
W e  have continued to maintain cognizance of an extensive body of 
p u b l i s h e d  l i t e r a t u r e  so  t h a t  o u r  e f f o r t s  c a n  be e f f e c t i v e l y  d i r e c t e d  
t o  pursue the most important and most useful results with a minimum 
of  repet i t ion of  previously reported work,  and a minimum amount of 
work t h a t  would be d i f f i c u l t  t o  relate t o  t h e  LSI technology i n  
general  use today.  W e  have  s tudied  the  impl ica t ions  of  d i scern ib le  
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€rends in  mic roc i r cu i t  t echno logy  inso fa r  as fu tu re  mic roc i r cu i t  




2 .  
3 .  
4. 
5 .  
The 
o b j e c t i v e s  of t h i s  program a r e  t o :  
Develop fundamental information t o  improve the under- 
s t and ing  o f  poss ib l e  f a i lu re  modes of LSI c i r c u i t r y .  
Deve lop  bas i c  mode l s  t o  f ac i l i t a t e  t he  d i scuss ion  and 
understanding of  the var ia t ions in  the performance and 
r e l i a b i l i t y  o f  LSI c i r c u i t r y .  
Develop tes t  structures for measuring the fundamental  
parameters  of  the  oxide-s i l icon  in te r face .  
Corre la te  da ta  taken  from t e s t  s t r u c t u r e s  w i t h  t h a t  
taken from ac tua l  devices  so as t o  determine which 
ind iv idua l  e f f ec t s  have  degraded  the  y i e ld  o r  r e l i ab i l i t y .  
Es t ab l i sh  p rac t i ca l  t echn iques  fo r  e l imina t ing  o r  
c i r cumven t ing  e f f ec t s  r e fe r r ed  t o  i n  4 .  
scope of t h i s  program has been l imited t o  y i e l d  and 
r e l i a b i l i t y  p r o b l e m s  r e l a t e d  t o  t h e j e l e c t r i c a l  p r o p e r t i e s  of the  
i n s u l a t o r - s i l i c o n  i n t e r f a c e  i n  m i c r o c i r c u i t s .  A l t h o u g h  t h e  l i m i t e d  
scope of t h i s  program does not  include rel iabi l i ty  problems due to  
2 
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p i n h o l e s  i n  t h e  d i e l e c t r i c  l a y e r ,  c o n t a c t  r e s i s t a n c e ,  o r  metal 
continuity over oxide steps,  Philco-Ford has other programs in 
which  these  o ther ' fac tors  of  microc i rcu i t  per formance  and  
r e l i a b i l i t y  a r e  b e i n g  s t u d i e d .  Some o f  t h e  r e s u l t s  o f  t h e s e  
o the r  e f fo r t s  have  been  r epor t ed  in  a paper by Schnable and. Keen'. 
Summary Of Accomplishments Reported i n  
Previous  Sc ien t i f ic  Reporb  
The most significant accomplishments covered by the previous 
t h r e e  Sc ien t i f i c  Reports include the following: 
1. 
2. 
3 .  
4. 
The preparat ion of  an extensive bibl iography of p e r t i n e n t  
l i t e r a t u r e .  
The fievelopment of a useful comprehensive model t h a t  
embodies each of the known p o s s i b l e  f a c t o r s  t h a t  
inf luence the performance and rel iabi l i ty  of  large scale 
m u l t i l e v e l  i n t e g r a t e d  c i r cu i t s .  
The design and f ab r i ca t ion  o f  mono l i th i c  i n t eg ra t ed  
c i r c u i t  t es t  s t r u c t u r e s  f o r  t h e  e v a l u a t i o n  o f  LSI 
product ion processes ,  and the evaluat ion of  these 
t e s t  s t r u c t u r e s  on convent ional  microcircui t  wafers. 
The use of  these tes t  s t r u c t u r e s  t o  s t u d y  t h e  e f f e c t s  
o f  v a r i a t i o n s  i n  t h e  m a t e r i a l s  and processes  used in  
t h e  f a b r i c a t i o n  of LSI c i r c u i t s .  
3 
5 -  The development,  based on 1 through 4 above,  of a 
next  genera t ion  of  test s t r u c t u r e s  t o  p r o v i d e  more 
complete information on the fundamental properties 
o f  t he  ox ide - s i l i con  in t e r f ace .  
6 .  The development of a broad general  understanding of 
the  var ious  ways i n  which test  structures can be 
effectively used for process development,  in-process 
c o n t r o l  a n d  f o r  r e l i a b i l i t y  s t u d i e s .  
7 .  The development  of a broad range of techniques for 
ob ta in ing  the  most useful  information from tes t  
s t r u c t u r e s .  Examples of   such   poss ib i l i t i es   inc lude :  
a .  The comparison of data taken on different tes t  
s t ructures  on t h e  same ch ip  to  y i e ld  in fo rma t ion  
no t  ava i l ab le  on  the  ind iv idua l  t es t  s t r u c t u r e s .  
b. The comparison  of  data  taken  under  different  ambient 
cond i t ions .  
c .  The c rea t ion   o f  tes t  s t r u c t u r e s  from standard 
product ion  microc i rcu i t  s t ructures  by means of a 
simple change i n  t h e  m e t a l  p a t t e r n .  
8 .  The proposal  and  development  of  techniques  both  for 
measuring and preventing the degrading e f fec ts  of sur face  
ions  on mic roc i r cu i t  s t ruc tures .  
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9. The demonstration, both experimentally  and  theoretically, 
of the importance of  studying  every  one of the  types 
of regions in a  microcircuit. 
10. The evaluation of a number of types of insulator 
layers  mzde of various  materials  and bv various 
processes  for  their  possible use as  second-layer 
materials  for  multi-level  microcircuits. 
11. The  discovery of what appear  to  be  two  types of 
gettering  of  mobile  ions  from  oxides. 
12. The collection  of  data  that  show  how  the  electrical 
properties of an  oxide  change  as  the  oxide  is  subjected 
to  each step in a  complex  bipolar  microcircuit  production 
process. 
13. The  taking of experimental  data  to  determine the effects 
of a deposition of a  vapor-plated  second-layer  oxide 
on the  parameters of transistors, of both the MOS and 
bipolar type, in  production  microcircuits. 
14. The  study of the  effects  of  a  deposited  second-layer 
insulator on the  stability of transistors in production 
bipolar  microcircuit  chips. 
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The c o n t r a c t ,  as amended, a lso provides that the program 
s h a l l  i n c l u d e  c o n s u l t a t i o n ,  and the  p repa ra t ion  and de l ivery  of  
samples as spec i f ica l ly  reques ted  by  the  program moni tor  in  
suppor t  o f  th i s  and  o ther  program ef for t s .  A s i g n i f i c a n t  amount 
o f  e f f o r t  h a s  been directed toward these areas ,  including a 
number of meetings and telephone conversations, a v i s i t   a t  
NASA/ERC by G. L.  Schnable of Philco-Ford and one a t  Philco-Ford, 
Blue  Bell ,   Pa.   by R .  Yatsko and R .  Beatty  of NASA/ERC. A p a r t  
o f  t h e  c o n s u l t a t i o n  a c t i v i t i e s  c o n s i s t e d  of the submission of 
l e t te rs  tha t  r ev iewed  the  cu r ren t  s t a t e -o f - the -a r t  i n  aluminum 
m e t a l l i z a t i o n  and e lec t romigra t ion ,  and provided detai led 
b ib l iog raph ies  on  these  top ic s .  W e  suggested a m i c r o c i r c u i t  f o r  
i n v e s t i g a t o r s  a t  N A S ~ E R C  t o  u s e  t o  c r e a t e  a proven process 
c a p a b i l i t y  f o r  making p-channel enhancement mode MOS mic roc i r cu i t s  
and suppl ied a set of  masks fo r  t h i s  pu rpose .  / 
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NEW GENERATION OF TEST STRUCTURES 
I n  t h e  f i r s t  S c i e n t i f i c  R e p o r t  o n  t h i s  program w e  
describe (pages 41-49) a set  of  basic  t es t  s t ruc tu . r e s  t ha t  w e r e  
designed t o  provide a means for measuring the fundamental  electrical  
p r o p e r t i e s  of t h e  i n s u l a t o r - s i l i c o n  i n t e r f a c e .  The demonstration 
o f  t he  e f f ec t iveness  o f  t hese  tes t  s t r u c t u r e s  i n  a wide range of 
appl ica t ions  for  the  s tudy  and  cont ro l  of  the  electrical  p rope r t i e s  
o f  t he  in su la to r - s i l i con  in t e r f ace  has  been  a pr imary subject  of  
each of t h e  Scient i f ic  Reports on t h i s  program. 
Because of our s a t i s f a c t i o n  w i t h  t h e  resul ts  from t h a t  set  
of test  s t r u c t u r e s ,  w e  have designed and built,  with Philco-Ford 
funds,  a new set of tes t  s t r u c t u r e s  t h a t  i s  in tended  for  use  as 
a un ive r sa l  set  tha t  can  be included on any mask se t  used for  
making production MOS m i c r o c i r c u i t s .  The a v a i l a b i l i t y  o f  t h i s  se t  
of t e s t  s t ruc tu res  s ign i f i can t ly  improves  ou r  capab i l i t y  fo r  
cont ro l l ing  the  process  used  for  making p roduc t ion  quan t i t i e s  
of MOS circui ts  and fo r  f ind ing  the  exac t  cause  and nature of 
y i e l d  o r  r e l i a b i l i t y  p r o b l e m s .  
The improvements of t h e  new set  of test  s t ruc tu res  ove r  t he  
previous set  include the fol lowing:  
1. I t  has  been des igned  to  be f ab r i ca t ed  wi th  exac t ly  the  
same process used t o  make the  product ion  microc i rcu i t s .  
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2. I t  inc ludes  test s t ruc tu res  fo r  t he  eva lua t ion  o f  
each type of area i n  t h e  m i c r o c i r c u i t  -- t h i n  o r . g a t e  
oxide under metal, t h i ck  o r  f i e ld  ox ide  unde r  me ta l ,  
and thick o r  f ie ld  oxide  not  under  metal. The 
impor tance  of  th i s  capabi l i ty  i s  demonstrated 
and. discussed i n  subsequent  sect ions of  this  report. 
3 .  New types of tes t  s t ruc tures  have  been c rea t ed  and 
improvements have been made i n  t h e  s e n s i t i v i t y  o f  some 
of  the  prev ious ly  ex is t ing  t e s t  s t r u c t u r e s .  
I n  t h i s  s e c t i o n  o f  t h i s  r e p o r t ,  w e  p re sen t  i n  d e t a i l  t h e  
cons idera t ions  involved  in  the  des ign  of  each  of  the  ind iv idua l  
test  s t r u c t u r e s  i n  t h i s  new se t  and  d iscuss  the  resu l t s  of  our  
evaluation of them. Figure 1 i s  a photograph  of a chip having 
t h i s  new set of tes t  s t r u c t u r e s  w i t h  i d e n t i f y i n g  numbers t o  
f a c i l i t a t e  t h e  f o l l o w i n g  d i s c u s s i o n .  
S t r u c t u r e  N o .  1 is  an MoS capac i to r  w i th  th i ck  ox ide .  Two 
main considerations w e r e  t aken  in to  account  i n  the  des ign  of  
t h i s  s t r u c t u r e .  Firs t ,  t h e  o x i d e  i n  t h i s  s t r u c t u r e  m u s t  be 
p repa red  in  the  same way as t h a t  i n  t h e  f i e l d  r e g i o n s  of t h e  
mic roc i r cu i t  so t h a t  it p rope r ly  r ep resen t s  t he  f i e ld  r eg ions  o f  
the  microcircui t .   Second,   the  area  must  be s u f f i c i e n t l y  l a r g e  
so  tha t  t he  capac i t ance  i s  s igni f icant ly  la rger  than  the  unavoidable  
capaci tance of the  package  or  of  the  probing  appara tus  used  to  
8 
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F i g u r e  1. Test s t r u c t u r e  c h i p  f o r  u n i v e r s a l  u s e  o n  MOS m i c r o c i r c u i t  Wafers. 
take measurements. This capacitor has an area of 30 x 30 m i l 2 .  
I t  can be used to  measure:  
1. Effec t ive  charge  dens i ty  conta ined  in  the  oxide  
and a t  t h e  i n s u l a t o r - s i l i c o n  i n t e r f a c e .  The effective 
charge densi ty  can be ca l cu la t ed  from t h e   f l a t  band 
vol tage  and  the  th ickness  and  d ie lec t r ic  cons tan t  of  
t he   ox ide .  The type  of  charge  (mobile  or  immobile 
charge and charge i n  slow states o r  f a s t  s t a t e s )  c a n  
be a t  least  par t ia l ly  determined by s tudying the effect  
of  an appl ied bias, a temperature change or a combination 
of the two. 
2 .  Oxide th i ckness .  
3 .  Average r e s i s t i v i t y  of t h e  s i l i c o n  i n  t h e  d e p l e t i o n  
l a y e r .  
S t ruc tu re  N o .  2 i s  an MOS capac i to r  on th in  ox ide .  A con tac t  
land w a s  located on thick oxide so t h a t  t h e  w i r e  bonds would not 
have t o  be made o v e r  t h e  t h m  oxide. Tne o x i d e  i n  t h i s  c a s e  i s  
made i n  t h e  same way as the  ox ide  in  the  ga t e  r eg ions  o f  t he  
MOST'S .  The area of t h i s  c a p a c i t o r  c a n  be smaller by t h e  r a t i o  o f  
the  th ickness  of t h e  t h i n  o x i d e  t o  t h a t  of the  th ick  oxide  to  
have the same capac i t ance  a s  t ha t  of the  capac i tor  having  the  f ie ld  
oxide.  The a p p l i c a t i o n s  o f  t h l s  c a p a c i t o r  are the  same as those 
f o r  s t r u c t u r e  N o .  1. 
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St ruc tu re  No. 3 i s  a d i f fused  p-n junc t ion  tha t  has  been  
designed to have a h igh  per iphery- to-area  ra t io  to  increase  i t s  
s e n s i t i v i t y  t o  e f f e c t s  a t  the per iphery.  This  device can be 
used t o  measure device characterist ics such as diode reverse  
c u r r e n t  and  diode  breakdown  voltage.  These  parameters  provide 
a measure of more fundamental properties such as su r face  
recombinat ion veloci t ies ,  fas t  s t a t e  d e n s i t i e s  and e f f e c t i v e  
c h a r g e  d e n s i t i e s  i n  t h e  o x i d e .  
S t ruc tu re  No. 4, shown enlarged i n  Figure 2 ,  i s  a new 
experimental t es t  s t r u c t u r e  t h a t  i s  intended to  provide a measure 
of the amount of l a t e r a l  d i f f u s i o n  beyond the edge of a d i f f u s i o n  
c u t .  This information i s  n e c e s s a r y  i f  one i s  t o  have a good 
measure of the metallurgical length of the channel region of an 
MOS t r a n s i s t o r .  The knowledge  of the  meta l lurg ica l  channel  
length  i s  necessa ry  fo r  t he  ca l cu la t ion  o f  t he  ca r r i e r  mob i l i t y  
from the transconductance of an MOS t r a n s i s t o r .  The u s e  of Hall  
measurements, as discussed on  pages 43-45 of the f i rs t  
Sc ien t i f ic  Repor t ,  for  measur ing  car r ie r  mobi l i ty  i s  f a i r l y  
imprac t ica l  for  purposes  o ther  than  research .  
This s t r u c t u r e  has  d i f fused  p-type r eg ions  tha t  w e r e  formed 
wi th  the  d i f fus ion  o f  t he  p - type  r eg ions  in  the  mic roc i r cu i t .  
Refer r ing  to  F igure  2 ,  the spacings of p-type regions A, B, C ,  D 
and E from p-type region F are 0.30, 0.25, 0.20, 0.15 and 0.10 m i l s ,  
11 
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F i g u r e  2 .  T e s t   s t r u c t u r e  f o r  m e a s u r i n g  la teral  d i f f u s i o n .  
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r e s p e c t i v e l y .  By measuring  the  current-vol tage  re la t ionship 
between these p-regions one can determine which of the  reg ions  
are shorted and which are not.  From th i s  i n fo rma t ion  one  can 
ob ta in  a good measure of the amount o f  l a t e ra l  d i f fus ion  unde r  
t h e  mask. A good measure of the channel length i s  important i f  
one i s  t o  have a good understanding of  the relat ive inf luence 
of  the var ious known factors (channel length,  oxide thickness 
and carrier mobi l i ty )  on device performance. 
An a l te rna t ive  technique  for  measur ing  la te ra l  d i f fus ion  
is  angle  lapping and s ta ining.  Angle lapping and s ta ining has  a 
number of   undes i rab le   aspec ts .   F i r s t ,  it i s  f a i r l y  d i f f i c u l t  t o  
perform, t i m e  consuming  and requires  special   equipment.   Second, 
it des t roys  the  ch ip  -- which could be a problem i f  only a f e w  
t e s t  s t ruc ture  ch ips  a re  inc luded  on  each  product ion  wafer .  Most 
important ly ,  the accuracy of the edge of a s t a ined  r eg ion  as a 
measure of the location of the e l e c t r i c a l  o r  m e t a l l u r g i c a l  j u n c t i o n  
has  never  been establ ished.  
S t r u c t u r e  N o .  5 i s  a ga te  cont ro l led  d iode  (a  p-n junc t ion  
wi th  an  ove r l app ing  ga te  e l ec t rode ) .  Th i s  s t ruc tu re  i s  s i m i l a r  
t o  one in  the  p rev ious  set  of tes t  s t r u c t u r e s  excep t  t ha t ,  
because  th i s  set i s  intended only for  u s e  w i th  c i r cu i t s  hav ing  
p- type diffusion into n- type s i l icon,  the second gate  e lectrode 
i s  not included. This second gate i s  not needed because the 
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charge i n  oxides i s  always found t o  be pos i t ive  and  therefore  
t h e r e  i s  no need for  a gate t o  l i m i t  t h e  area o f  t he  inve r s ion  
l a y e r .  As d e s c r i b e d  i n  t h e  earlier r e p o r t s ,  t h i s  s t r u c t u r e  i s  
useful  for  measuring the surface recombinat ion veloci ty  as  
described by Fitzgerald and Grove.2 I t  is a l s o  u s e f u l  f o r  
measuring fas t  state d e n s i t i e s .  The technique  for   measuring  fas t  
s t a t e  d e n s i t i e s  h a s  been discussed by Deal e t  a l . 3  I n  t h i s  
technique,  the capaci tance-vol tage relat ionship of  the gate  
e l ec t rode  is  measured with the p- type region shorted to  the 
substrate.  Under these  condi t ions  the  observed  capaci tance-vol tage 
r e l a t ionsh ip  has  the  shape  o f  t he  low frequency curve described 
by Grove e t  a1 .,4 i .e.. , i n   t h e   r e g i o n  i n  which the inversion 
l a y e r  exists the capaci tance approaches that  of  the oxide because 
the  p- type  reg ion  can  supply  car r ie rs  to  the  invers ion  layer  in  
t i m e  pe r iods  tha t  are shor t  r e l a t ive  to  the  pe r iod  o f  t he  measu r ing  
s i g n a l .  If t h e r e  a r e  no f a s t  states ,   the   vol tage  range  over   which 
the  capaci tance i s  low i s  re la t ive ly  nar row.  On the  other   hand,  if 
a s i g n i f i c a n t  number o f  f a s t  s t a t e s  a r e  p r e s e n t  t h e y  m u s t  be 
f i l l ed  be fo re  an  inve r s ion  l aye r  fo rms ,  and therefore  the  range  of 
low capac i tance  in  the  capac i tance-vol tage  curve  i s  r e l a t i v e l y  
wide. The width,  then,  of  this  "val ley" i n  t h e  C-V curve i s  a 
measure  of  the  fast  s tate dens i ty .  This  technique  has  a l so  been 
demonstrated by Kooi .5 This technique provides a measure only 
i4 
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of  the  number of f a s t  states t h a t  w e r e  f i l l e d   o r  emptied t o  
form the  inve r s ion  l aye r .  S ince  the  s t a t i s t i c s  fo r  occupancy  
o f  t h e  f a s t  s tates i s  not  on ly  a funct ion of  the appl ied vol tage 
but  a l so  of  the  tempera ture ,  one might expect t o  f i n d  f u r t h e r  
information concerning the fas t  state dens i ty  i f  one w e r e  t o  
s tudy  the  capac i tance  vol tage  re la t ionship  a t  severa l  t empera tures .  
Deal e t  a1 .3 have shown tha t  t he  wid th  o f  t he  va l l ey  i n  t h e  
capac i tance-vol tage  re la t ionship  i s  s i g n i f i c a n t l y  i n c r e a s e d  if 
the temperature i s  reduced t o  77OK, and th is  increase  provides  
another  measure of  the fast  s ta te  d e n s i t y .  
W e  f ind  tha t  the  fas t  s ta te  dens i ty  of  devices  having  aluminum 
m e t a l l i z a t i o n  i s  reduced t o  a negl ig ib le  leve l  dur ing  the  w i r e  
and header bonding operations. I t  might be d e s i r a b l e  a t  t i m e s  i f  
one could measure the fast  s ta te  densi ty  on a wafer o r  a c h i p  
wi thout  subjec t ing  i t  to  the  annea l ing  tempera tures  involved  in  
header and w i r e  bonding b u t  it i s  imprac t ica l  to  probe  a s t r u c t u r e  
of t h i s  s i z e  and to  main ta in  the  proper  probe  pos i t ions  through th is  
l a r g e  a temperature  excursion. The i m p r a c t i c a l i t y  o f  t h i s  measure- 
ment i s  no t  a se r ious  problem s ince  fas t  state d e n s i t i e s  t h a t  
do not  survive the packaging operat ions present  no problem i n  
the  f in i shed  dev ice .  On t h e  o t h e r  hand th is  technique  i s  
va luable  for  the  eva lua t ion  of  mater ia l s  such  as  s i l i con  n i t r ide3  
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t h a t  impede the motion of the species t h a t  are involved i n  t h e  
annea l ing  opera t ion .  
S t r u c t u r e  N o .  6 c o n s i s t s  of two MOS t r ans i s to r s  hav ing  a 
common source and f ie ld  oxide under  their  gates .  One of  these  
t r a n s i s t o r s  h a s  i t s  ga te  connec ted  to  a p-type region while the 
ga te  meta l  o f  the  o ther  t rans is tor  i s  no t  connec ted  to  s i l i con .  
I t  should be noted  tha t  the  ga te  of  every  MOS t r a n s i s t o r  i n  a 
c i r c u i t  i s  connected t o  s i l i c o n  somewhere i n  t he  c i r c u i t .  On 
the other  hand,  tes t  s t r u c t u r e  d i s c r e t e  t r a n s i s t o r s  on ch ips  o r  
wafers  usua l ly  do  not  have  the i r  ga te  meta l  connec ted  to  s i l i con  
so  tha t  they  can  be used t o  measure the breakdown voltage of 
the  oxide.   Having  these two s t ructures  on the  same chip ,  one 
i s  able  to  determine the importance of  having the gate  metal  t ied 
t o  s i l i c o n  and to  e s t ab l i sh  whe the r  fu tu re  d i sc re t e  MOS 
t r a n s i s t o r s  d e s i g n e d  t o  s e r v e  as t e s t  s t ructures  should have the 
ga t e  connec ted  to  s i l i con .  
S t ruc tu re  N o .  7 i s  v e r y  s i m i l a r  t o  s t r u c t u r e  N o .  6 except  
tha t  the  oxide  under  the  ga te  i s  t h i n  i n s t e a d  o f  t h i c k  a s  i n  
s t r u c t u r e  N o .  6 .  The d i f fe rence   in   the   shape   of   the   p - type  
regions was chosen t o  minimize the sensi t ivi ty  of  the channel  
geometry to  the al ignment  of  the masking operat ions.  
S t r u c t u r e s  N o .  8 a r e  similar t o  s t r u c t u r e s  N o .  6 and 7 bu t  
they do not have gate metal. These s t r u c t u r e s  make it poss ib l e  
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t o  s t u d y  breakdown and punchthrough voltages without the 
complicat ing  inf luence  of   the  gate   metal .  These s t r u c t u r e s  are 
new and represent  another  attempt t o  o b t a i n  a n  e lectr ical  measure 
o f  va r i a t ions  in  channe l  l eng th .  The presence of  the metal  in  
s t r u c t u r e s  N o .  6 and 7 i n f luences  the  state densi ty  because of  
i t s  inf luence  on  the  anneal ing of t h e  f a s t  states. Further ,  
and more important ly ,  it inf luences  the  dens i ty  of the charge on 
the oxide surface during a measurement of breakdown or punchthrough 
vol tage because the presence of  the metal  provides ,  in  effect ,  a 
l a r g e  number o f  a l lowed  s t a t e s  fo r  e l ec t r i ca l  cha rge  and a path 
by which charge can easi ly  f low to these s ta tes .  These s t ructures  
can also be used a s  b i p o l a r  t r a n s i s t o r s t t h e  c u r r e n t  g a i n  of 
which  provides  another  measure  of the f a s t  s t a t e  d e n s i t y .  (The 
dependence of l a t e r a l  b i p o l a r  t r a n s i s t o r  c u r r e n t  g a i n  on su r face  
p o t e n t i a l  -- which can be varied by  apply ing  vol tage  to  t h e  ga t e  
metal -- can be measured on e i t h e r  s t r u c t u r e s  N o .  6 o r  7 ) .  
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S t ruc tu res  N o .  8 can also be u s e d  t o  measure the inversion 
vol tage  in  reg ions  not  covered  by  meta l  by deposit ing conductive 
paste  over  the channel  region.  
S t ruc tu re  N o .  9 i s  an MOS t r ans i s to r  hav ing  a channel length 
of 2 m i l s  ins tead of  0 . 4  m i l  a s  i n  s t r u c t u r e  N o .  6 .  The oxide 
thickness   under   the  gate  i s  tha t  of  the f i e l d  oxide.   This 
s t r u c t u r e  i s  in tended  for  s tud ies  of  phenomena that  are  dependent  
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on the length of  the channel .  One such  e f f ec t  was descr ibed on 
pages 84 and 85 of  Sc ien t i f ic  Repor t  NO. 3 .  
St ruc tu re  N o .  10 i s  fo r  t he  s tudy  of su r face  ions .  I t  is  
s imi l a r  t o  the  su r face - ion  tes t  s t r u c t u r e  i n  t h e  f i r s t  set of 
test  s t r u c t u r e s .  The u t i l i t y  o f  t he  f i r s t  su r f ace - ion  t e s t  
s t r u c t u r e  was desc r ibed  in  r e fe rences  6 and 7 .  W e  have  increased 
t h e  number o f  g a t e  d i g i t s  i n  t h i s  d e v i c e  i n  o r d e r  t o  i n c r e a s e  i t s  
s e n s i t i v i t y .  An unexpected  f inding  (discussed on pages  55-57) w i t h  
t h i s  test  s t r u c t u r e  made u s  aware t h a t  t h i s  s t r u c t u r e  i s  a l s o  u s e f u l  
fo r  s tudy ing  phenomena assoc ia ted  wi th  nar row meta l  l ine  wid ths .  
S t ruc tu re  N o .  11 is  also intended for  s tudying surface- ion 
e f f e c t s .  The d i f fe rence   be tween  s t ruc tures  N o .  10 and 11 i s  
t h a t  N o .  1 0  i s  in tended  for  use  i n  s t ruc tures  having  no i n s u l a t o r  
layer  over  the  meta l ,  whi le  N o .  11 is  f o r  u s e  when the re  i s  an 
in su la to r  l aye r  ove r  t he  metal. The wide r  d ig i t s  o f  N o .  11 provide 
room for  openings  in  the  layer  of  insu la tor  over  the  meta l  so  t h a t  
surface ions can flow from the  me ta l  t o  the  top  l aye r  o f  
i n s u l a t o r  -- t o  i n c r e a s e  t h e  s e n s i t i v i t y  of the  device  to  sur face-  
i o n  e f f e c t s .  
I n  a d d i t i o n  t o  t h e  e l e v e n  tes t  s t r u c t u r e s  described above, 
the geometry of the p-type regions in the area between structures 
N o .  4 and 11 makes it p o s s i b l e  t o  use  conductive paste to measure 
f i e l d  i n v e r s i o n  v o l t a g e  i n  a region not covered by metal. 
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The  new se t  of test  s t r u c t u r e s  was designed into a c h i p  
52 x 62 m i l 2 ,  a s i z e  t h a t  p e r m i t s  i t s  inc lus ion  on the  l a rge  
major i ty  of our  product ion  microc i rcu i t  wafers .  
This set of masks can be used with each of our processes 
tha t  a re  used  for  producing  MOS c i r c u i t s  i n  l a r g e  volume. 
W e  have  es tab l i shed  tha t  each  of  these  t es t  s t r u c t u r e s  
f u l f i l l s  i t s  intended  purpose.   Experimental   data  from  structures 
l i k e  t h o s e  i n  t h e  new set  o ther  than  structures N o .  3 and 4 have 
been  described i n  previous Sc ien t i f i c  Reports. S t r u c t u r e  
N o .  3 i s  a r a t h e r  complex p-n junc t ion ,  and it could be expected 
to   exhib i t   poor ly   shaped   cur ren t -vol tage   curves .   F igure  3 shows 
a photograph of a t y p i c a l  I - V  curve obtained from t h i s  s t r u c t u r e .  
An enlarged view  of s t r u c t u r e  N o .  4 i s  shown in  F igure  2 (page 1 2 ) .  
Re fe r r ing  to  F igu re  2 ,  Figure 4 shows I - V  curves measured across 
the  te rmina ls  ind ica ted .  A l s o  shown i s  a plot  of  <he  punchthrough 
vo l t age  a s  a function of the measured spacing between the edges 
of t he  d i f fus ion  c u t s .  In  Figure 5 w e  show a photograph  of 
s i m i l a r  I-V curves taken on a chip near the middle of a wafer 
and on another chip near the edge of the wafer.  These  photographs 
demonstrate  the s implici ty  of  the u s e  o f  t h i s  tes t  s t r u c t u r e  f o r  
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F i g u r e  4. D a t a   f r o m  t e s t  s t r u c t u r e  fo r  measur ing  l a t e r a l  d i f f u s i o n  
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II 
a.  Middle of wafer. 
b. Edge of  wafer. 
Figure 5. I-V cumes  taken on t e s t  s t ruc ture   for   measur ing  
l a t e r a l  d i f f u s i o n  -- v a r i a t i o n  on a wafer. 
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T€EORETICAL  STUDIES 
Our l i h e o r e t i c a l  s t u d i e s  d u r i n g  t h i s  r e p o r t i n g  p e r i o d  i n  t h e  
program w e r e  concen t r a t ed   i n   t h ree   a r eas :  ~ 
1. The question of whether a punchthrough c vol tage  o r  a 
field-enhanced avalanche-breakdown voltage i s  being 
measured between two adjacent, p-type diffused regions 
separa ted  by a homogeneous n-type  region.  These  voltages 
occur between source and drain regions i n  MOS micro- 
c i r cu i t s  or  between base and resis tor  regions in  bipolar  
mic roc i r cu i t s .  
2 .  The development of techniques  for  determining  the 
reason  for  degrada t ion  or  fa i lure  i n  an  ind iv idua l  
m i c r o c i r c u i t .  
3 .  A q u a l i t a t i v e  a n a l y s i s  of the e f f e c t s  of a second  layer 
oxide on the e lectr ic  f i e l d  s t rength  near  the  oxide-  
s i l i c o n  i n t e r f a c e .  
Punchthrough or Breakdown Voltage 
Microc i rcu i t s  w i t h  h igh  r e s i s t i v i ty  r eg ions  have  s ign i f i can t  
y i e l d  and r e l i a b i l i t y  problems because the inversion voltage 
i n  the  reg ions  of  the  microc i rcu i t  s t r u c t u r e  having thick oxide 
i s  too  low. I f  t h e  i n v e r s i o n  v o l t a g e  i s  too  low, a vol tage  on 
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a metal t h a t  b r i d g e s  two p-type regions can form an  invers ion  
layer or channel which degrades the isolation between the t w o  
p-type regions and thereby degrades or  c a u s e s  f a i l u r e  of t h e  
c i r c u i t .  F o r  t h i s  r e a s o n  it is  important   to   have test  s t r u c t u r e s  
fo r  measu r ing  the  f i e ld  inve r s ion  vo l t age .  Su i t ab le  tes t  
s t r u c t u r e s  f o r  t h i s  p u r p o s e  are MOS t rans is tors  having  an  oxide  
under  the gate  similar ( i n  t h i c k n e s s  a n d  i n  p r e p a r a t i o n )  t o  t h a t  
i n  t h e  f i e l d  o f  t h e  m i c r o c i r c u i t .  
MOS t r a n s i s t o r s  are f r equen t ly  t e s t ed  as two-te,rminal devices 
(wi th  the  ga te  and  dra in  common and the source and substrate  common) 
because two-terminal measurements can be performed more e a s i l y  on 
an  automatic tester than  can  three-terminal  measurements.  The two- 
terminal measurement i s  good f o r  t r a n s i s t o r s  t h a t  have e i t h e r  a 
long  channel  region  or a thin oxide over  the channel .  On the  
other hand, a t rans is tor  having  th ick  oxide  such  as t h a t  i n  the  
f i e l d  of a mic roc i r cu i t ,  and a channel length of  t he  usua l  10-16 
microns, w i l l  often have a punchthrough voltage that i s  lower 
than i t s  two- t e rmina l   i nve r s ion   vo l t age .   In   t h i s   ca se ,  one  must 
be careful  not  to  mistake the punchthrough vol tage for  the 
invers ion  vol tage .  When t h e r e  i s  any  doubt,  the  measured two- 
terminal inversion voltage measurement should be compared with a 
three-terminal inversion voltage measurement taken with a 
r e l a t i v e l y  low voltage (roughly 5 v o l t s )  on the  d ra in .  
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The punchthrough voltage i s  lower than one might expect 
because when the  ga t e  i s  t i e d  t o  t h e  d r a i n  t h e  v o l t a g e  on t h e  
gate  induces a charge on the  ga te  meta l  tha t  decreases  the  
punchthrough voltage. I t  is wor th  not ing  a l so  tha t  charge  in  
the oxide ( Q s s )  s igni f icant ly  increases  the  punchthrough vol tage .  
The magni tude  of  th i s  e f fec t  can  be qua l i t a t ive ly  e s t ima ted  from 
t h e  f a c t  t h a t  a t y p i c a l  Qss of 2 x 10l1 cm-2 e s t a b l i s h e s  a s  much 
charge per square centimeter a s  t h a t  i n  a dep le t ion  l aye r  2 microns 
t h i c k  i n  s i l i c o n  h a v i n g  1015 impurity atoms per cm3. 
We have found differences between two-terminal and three- 
terminal measurements of "inversion voltage" as shown i n  Table I .  
These  measurements w e r e  t a k e n  a t  a d r a i n  c u r r e n t  of 10 vA. The 
dra in  vol tage  on the three-terminal measurements w a s  5 v o l t s .  
The r e s i s t i v i t y  of  the n- type substrate  was 5 ohm-cm and t h e  
channel length (between the edges of t h e  d i f f u s i o n  c u t s )  w a s  
14  microns. 
TABLE I 
Difference Between 2- and 3-Terminal VrST 
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Techniques for  Determining the Cause of Degradation 
or F a i l u r e  i n  a n  I n d i v i d u a l  M i c r o c i r c u i t  
The u t i l i t y   o f  tes t  s t ructures  has  been discussed and 
demonstrated throughout each of  t h e  r e p o r t s  i n  t h i s  program. 
Each study and diagnosis of a degraded o r  f a i l e d  complex micro- 
c i rcui t  s t ruc tu re  g ives  an  inc reased  apprec ia t ion  o f  t he  va lue  
of tes t  s t ruc tu res .   Unfo r tuna te ly ,   t he re   a r e   s i t ua t ions   i n  
which one e i t h e r  h a s  no test s t r u c t u r e s  t o  r e p r e s e n t  a group of 
m i c r o c i r c u i t s  o r  i n  which one d e s i r e s  t o  s t u d y  a p a r t i c u l a r  
microc i rcu i t .   For   these   reasons ,  it i s  impor tan t   to   deve lop  
useful  techniques for  s tudying and measuring individual  
m i c r o c i r c u i t s  t o  e s t a b l i s h  t h e  c a u s e  of deg rada t ion  o r  f a i lu re .  
In  f a i lu re  ana lyses  o f  mic roc i r cu i t s ,  metal in te rconnec t ions  , 
are f r equen t ly  opened  by  sc r ib ing  to  i so l a t e  l oca l  po r t ions  of 
a c i r c u i t  so t h a t  an ind iv idua l  device  or  par t  o f  a c i rcui t  
can be t e s t e d  by probing.  This  technique i s  d e s t r u c t i v e  and 
f a i r l y  d i f f i c u l t  t o  implement. 
I n  a l a rge  number of  cases ,  MOS microc i rcu i t  degrada t ion  
i s  due to  excess ive  l eakage  cu r ren t .  W e  have  studied  the 
theo re t i ca l  poss ib i l i t i e s  fo r  de t e rmin ing  the  na tu re  o f  t he  l eakage  
c u r r e n t  i n  a g iven  ind iv idua l  microc i rcu i t  wi thout  the  technica l  
d i f f i c u l t i e s  o r  d e s t r u c t i o n  i n v o l v e d  i n  s c r i b i n g  metal i n t e r -  
connections to open them. 
26 
Considering the complexity of LSI c i r cu i t ry ,  t echn iques  
a re  des i r ed  by which simple measurements can be taken to  de te rmine  
whether a d e f e c t  e x i s t s  anywhere wi th in  a complex s t r u c t u r e .  
I t  has  been found that  useful  data  can be obtained by 
measuring the leakage current between a v a r i e t y  of combinations 
of  the  te rmina ls  of  the  microc i rcu i t .  An automatic tester can 
r a p i d l y  measure the  leakage  cur ren t  for  each  of a l a r g e  number 
O f  combinations  of  the  terminals.  From such data ,  one can  of ten  
e s t a b l i s h  a c o r r e l a t i o n  between t h e  c i rcu i t  f a i l u r e  and one or 
more of the  l eakage  cu r ren t  l eve l s .  Assuming such a c o r r e l a t i o n ,  
w e  have considered a number of p o s s i b i l i t i e s  by which d i f f e r e n t  
types of leakage c u r r e n t  might  be ident i f ied.  
Spec i f ica l ly ,  for  each  type  of  leakage  cur ren t ,  w e  have 
considered each of the known poss ib l e  ways i n  which i t s  l e v e l  
might be altered and have then considered the direction of change 
. 
i n  t he  c u r r e n t  l e v e l  t h a t  each of these  inf luences  would be 
expec ted  to  make. 
The poss ib le  types  of excessive leakage c u r r e n t s  a r e  t h e  
following: 
1. Reverse  current  of a p-n junc t ion  
2. Through p inho les   i n   t he   ox ide  
3 .  Channeling  under a metal  
4 .  Channeling  not  under a metal  
5 .  Punchthrough  between  p-type  regions 
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6 .  Parasitic b i p o l a r  t r a n s i s t o r  a c t i o n  between p-type 
regions 
7 .  Avalanche of a p-n junc t ion .  
These leakage currents can be expec ted  to  be influenced by 
the  fo l lowing  var iab les  in  the  condi t ions  of  measurement .  
1. Temperature 
2 .  Ambient l i g h t   l e v e l  
3 .  H i s to ry  o f  exposure  to  ion iz ing  r ad ia t ion  
4 .  T e s t  vo l tage  
a .  D-C vo l t age   l eve l   o r   pu l se   he igh t  
b .  Pulse width 
c .  Pulse  shape 
d . Repe t i t i on  r a t e  
I n  the fol lowing,  w e  d i s c u s s ,  i n  t u r n ,  t h e  e x p e c t e d  effects  
of  these  var iab les  on each of  the types of  leakage current .  
A n  increase  in  tempera ture  i s  expected to :  
1. Exponent ia l ly   increase  the  current   through a reverse  
b iased  p-n junc t ion .  The ac t iva t ion  energy  i s  0.55 eV, 
i . e . ,  t h e  c u r r e n t  would increase  by roughly two orders  
of magnitude f o r  a temperature change from 25OC to 125OC. 
2 .  Decrease  the  current  through a pinhole  between a 
nega t ive ly  b iased  meta l  and a p-type region due t o  
t h e  d e c r e a s e  i n  t h e  c a r r i e r  m o b i l i t y ,  o r  i n c r e a s e  t h e  
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current  through a pinhole between negatively biased 
metal and the  n - type  subs t r a t e  a t  t he  same rate a s  
tha t  expec ted  a t  a reverse  b iased  p-n junc t ion  
because i n   t h i s  case t h e  c u r r e n t  i s  l imi ted  by  the  
number o f  ava i l ab le  minor i ty  ca r r i e r s .  
3 .  Decrease the channel  current  under  a metal  due t o  t h e  
d e c r e a s i n g  m o b i l i t y  i f  t h e  f a s t  s t a t e  d e n s i t y  i s  
n e g l i g i b l e .  On the   o ther   hand ,   the  c u r r e n t  w i l l  
increase  if fas t  s t a t e s  are present because they 
would be emptied as  the temperature  i s  increased.  
4 .  Decrease  the  channel c u r r e n t  i n  regions  not  covered 
by metal ,  i n  t he  same way a s  i n  regions under metal 
excep t  t ha t  it i s  much more l i k e l y  t h a t  f a s t  s t a t e s  
a re  p re sen t  i n  r eg ions  no t  cove red  by metal and 
the re fo re  one should expect  an increase in  c u r r e n t  
wi th  increas ing  tempera ture .  
5 .  Increase c u r r e n t  due t o  p a r a s i t i c  b i p o l a r  t r a n s i s t o r  
ac t ion  wi th  a current-temperatur? dependence similar 
t o  t h a t  f o r  t h e  r e v e r s e  c u r r e n t  o f  a diode.  
6 .  Have e i t h e r  of two e f f e c t s  on punchthrough  voltage. 
In  the  absence  of  fas t  s ta tes  there  might  be little 
e f f e c t .  On t h e  o t h e r  hand i f  f a s t  s t a t e s  a r e  p r e s e n t ,  
an increase in  temperature  would decrease t h e  p o s i t i v e  
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c h a r g e  i n  t h e  fas t  states over an n-type region 
and thereby reduce the punchthroEgh voltage and 
increase  the  leakage  cur ren t  between p-type regions. 
An i n c r e a s e  i n  the  l i g h t  l e v e l  i s  expected t o  i n c r e a s e  t h e  
r eve r se  cu r ren t  o f  a p-n junc t ion ,  and  tha t  i nvo lved  in  pa ras i t i c  
b i p o l a r  t r a n s i s t o r  a c t i o n .  I t  would not  be e x p e c t e d  t o  a l t e r  a n y  
o f  t h e  o t h e r  c u r r e n t s .  
Ion iz ing  rad ia t ion  can  be  used  to  increase  the  e f fec t ive  
pos i t ive  charge  dens i ty  in  the  oxide :  
1. 




3 .  
4. 
This  muld  inc rease  the  inve r s ion  vo l t age  in  n - type  
s i l i c o n  and  therefore  decrease  channel  cur ren ts .  
This would increase the punchthrough voltage and 
provide a means for determining whether a f a i l u r e  
i s  due t o  punchthrough. 
i n c r e a s e  i n  t h e  t e s t  vol tage level  would:  
Increase leakage current  through channels  or  "forward 
b iased"  p inholes ,  roughly  accord ing  to  Ohm's law. 
Inc rease  the  r eve r se  cu r ren t  of a p-n junc t ion  or  a 
pinhole .   This   increase  could be q u i t e  s m a l l  i f  t h e  
c u r r e n t  s a t u r a t e s .  
Increase punchthrough-induced currents. 
I n c r e a s e  p a r a s i t i c  t r a n s i s t o r  c u r r e n t s  b e c a u s e  o f  
t h e  i n c r e a s e  i n  b e t a  w i t h  i n c r e a s i n g  c o l l e c t o r  
vo l tage .  
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Var ia t ions  in  the  pu l se  wid th ,  pu l se  shape  o r  r epe t i t i on  
ra te 'have  not  been  used  to  obta in  usefu l  in format ion  for  
separa t ing  leakage  cur ren ts .  W e  include them here  because 
the i r  cons ide ra t ion  migh t  l ead  to  measurement techniques by 
which leakage currents might be charac te r ized .  
Physical  Effect  of  a Second-Layer Insu la to r  
on the  Oxide-Si l icon  In te r face  proper t ies  
I n  each of our  Scient i f ic  Reports ,  w e  have mentioned 
tha t  t he  depos i t i on  of a second-layer insulator might a l te r  t h e  
e lectr ical  p rope r t i e s  of the  oxide-s i l icon  in te r face  because  
of the temperature involved, because of contamination or 
because  of  electrochemical  or work f u n c t i o n  e f f e c t s .  The 
de termina t ion  of  the  s ign i f icance  of the  effect  o f  spec i f i c  
processes  and m a t e r i a l s  on these  e l ec t r i ca l  p rope r t i e s  has  been  
a major  subject  of  each of  our  reports .  During this  report ing 
i n t e r v a l ,  w e  have  cons idered  an  addi t iona l  poss ib le  e f fec t  of a 
second-layer  insulator .  
Consider   the  s t ructural   geometry shown in  F igu re  6 .  The 
capaci tance between the metal  e lectrode and t h e  s i l i c o n  s u b s t r a t e  
i s  increased i f  the mater ia l  between planes AB and BC i s  changed 
from a i r   o r   n i t r o g e n   t o  a mater ia l  wi th  a h igher  dielectric 
constant ,  such as vapor  plated Si02 or  phosphosi l icate .  For  a 
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REGION I N  W H I C H   D I E L E C T R I C  
MATERIAL IS CHANGED I METAL 'I 
A I I b B 
S i 0 2  
D 
S I L I C O N  
Figure 6. Diagram f o r  model fo r  e f f ec t  o f  change i n  
second- layer  d ie lec t r ic .  
given vol tage on the metal, such an increase i n  capacitance would 
increase  the  sur face  poten t ia l  and the charge densi ty  per  u n i t  
area,  i n  the   s i l i con   near   the   reg ion   labe led  D. These  changes i n  
su r f ace  po ten t i a l  and area  charge  dens ' i ty  can  a l te r  the  e lec t r ica l  
c h a r a c t e r i s t i c s  o f  a microc i rcu i t .  
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EXPERIMENTAL STUDIES OF THE FUNDAMENTAL PROPERTIES 
OF THE MIS SYSTEM 
An Evaluation of Samples of Vapor P la ted  Aluminum Oxide and S i l i c o n  
N i t r i d e  
In  Sc ien t i f i c  Repor t  N o .  3 ,  w e  r e p o r t e d  r e s u l t s  of t h e  
eva lua t ion  of a wide  var ie ty  of types of  mater ia ls  that  have been 
cons idered  for  u s e  a s  i n s u l a t o r  l a y e r s  o v e r  t h e  metal l a y e r  i n  
m i c r o c i r c u i t s .  W e  have a l so  d i scussed  in  p rev ious  r epor t s  t he  
compat ib i l i ty  requi rements  of  th i s  type  of  a l aye r  w i th  the  
ma te r i a l s  and processes  i n  p re sen t  u s e  i n  m i c r o c i r c u i t s .  
These findings have indicated that the most promising material  
f o r  a second layer  insulator  over  aluminum i s  vapor  plated 
phosphos i l ica te .  Aluminum oxide   and   s i l i con   n i t r ide   a re   f requent ly  
mentioned a s  p romis ing  ma te r i a l s  fo r  t h i s  pu rpose .  In  
Sc ien t i f ic  Repor t  N o .  3 w e  r e p o r t e d  t h a t  aluminum oxide vapor 
p l a t e d  a t  4 O O 0 C  i s  ve ry  uns t ab le  e l ec t r i ca l ly .  Aluminum oxide 
and s i l i c o n  n i t r i d e  can be depos i t ed  wi th  s t ab le  p rope r t i e s  a t  
temperatures of 80OoC or  h ighe r  b u t  t he re  i s  no process  for  
depos i t ing  good q u a l i t y  f i l m s  o f  these  mater ia l s  a t  temperatures 
t h a t  would not m e l t  t h e  aluminum metal  or  cause the aluminum-silicon 
e u t e c t i c  (577OC) t o  form i f  e i t h e r  of  these  mater ia l s  i s  used 
over  the aluminum metal i n  t h e  m i c r o c i r c u i t  s t r u c t u r e .  
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On the  o ther  hand ,  there  i s  an  inc reas ing  t r end  i n  t h e  
i n d u s t r y  t o  u s e  aluminum ox ide  o r  s i l i con  n i t r ide  ove r  a t h i n  
l a y e r  of thermally grown Si02 and under the .metal e i t h e r   t o  
decrease  the  threshold  vol tage  or  to  provide  an  insu la tor  
layer  having a higher  breakdown vo l t age .  Aluminum oxide apparently 
y i e l d s  a low invers ion  vol tage  because  of  an  " insu la tor - insu la tor  
con tac t  po ten t i a l :  '"O w h i l e  s i l i c o n  n i t r i d e  y i e l d s  a low 
invers ion  vol tage  because  of i t s  high dielectric constant ' '  and 
i t s  a b i l i t y  t o  be produced i n  q u i t e  t h i n  l a y e r s  t h a t  a r e  r e l a t i v e l y  
r e s i s t a n t  t o  s h o r t i n g  t h r o u g h  t h e  i n s u l a t o r  l a y e r . l l I  l2 With 
e i t h e r  m a t e r i a l  i t  i s  necessary to have a thin layer  (zpproximately 
200 A )  of thermally grown S i O z  on t h e  s i l i c o n  so as t o  have 
low f a s t  s t a t e  d e n s i t y  a t  t h e  i n s u l a t o r - s i l i c o n  i n t e r f a c e .  
Both s i l i c o n  n i t r i d e  and aluminum oxide have been used i n  
MOS a r r a y s .   S i l i c o n   n i t r i d e   h a s  been used i n  b i p o l a r  a r r a y s .  I n  
each  of   these  cases   these  insulators   are   under   the  metal .  Both 
are r e p o r t e d  t o  b e  a l k a l i  b a r r i e r s .  13'14 
W e  have prepared samples of these materials for evaluation 
for u s e  under  the metal  layer .  The condi t ions  of  depos i t ion  
fo r  t hese  samples were the  fo l lowing  which  a re  representa t ive  of  
the processes  used by the  indus t ry .  
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Sil icon Nitr ide Deposi t ion Condit ions:  
Substrate   temperature:  l.OOO°C 
H2 : 40 l i te rs /minute  
SiH4:  o .003 l i t e r /minute  
m3 : 0.1 l i t e r /minute  
Aluminum Oxide Deposition Conditions: 
Substrate   temperature  : 1000 O C  
H2: 20 l i t e r s /minu te  
C O ~ :  3 l i t e r s /minu te  
A1C13 (anhydrous):  sublimated i n  a flow  of 
2 l i t e rs /minute  of  H2 a t  150OC. 
The measured charge densit ies i n  MOS capac i tors  conta in ing  
these  ma te r i a l s  are summarized i n  Table 11. The da ta  in  Tab le  I1 
ind ica te  the  fo l lowing .  
1. The e f f e c t i v e  immobile  charge  density i s  lower i n  
samples having aluminum oxide than it is  i n  t h e  samples 
h a v i n g  s i l i c o n  n i t r i d e .  Nigh e t  a l .  r e p o r t  t h a t  
9 , l O  
t h e  i n s u l a t o r - i n s u l a t o r  c o n t a c t  p o t e n t i a l  f o r  aluminum 
oxi.de and s i l i c o n  d i o x i d e  is  between 1 . 2  and 2 .O v o l t s .  
Assuming t h i s  c o n t a c t  p o t e n t i a l  t o  be 1 . 5  v o l t s ,  w e  
c a l c u l a t e  Qss l eve l s   o f  2 . 1  x on the  samples 
conta in ing  aluminum oxide  ins tead  of t h e  1.3-1.7 x 1011 
given i n  Table 11. On the  o ther  hand ,  the  e f fec t ive  
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TABLE I1 
CHARGE D E N S I T I E S   I N   A 1 2 0 3  AND S i 3 N 4  
MOBILE  MOBILE  FAST  STATE 
IMMOBILE  (300OC) (27OC) DENSITY 
2000 TG S i02 ,  2000 A VP  A1203 ,  6000 A VP Si02  1 . 7  >8.8 "- <0.1 
2000  li TG sio2, 2 0 0 0  %, VP ~ 1 2 0 3  1.3 2 . 8  0.1 <0.1 
2 0 0 0  A TG S i 0 2 ,  2 0 0 0   V P   S i 3 N 4 ,  6000 d V P   S i 0 2  9 .2  >8.5 "e 1.3 
2 0 0 0  A TG S i 0 2 ,  2 0 0 0  A VP Si3N4 DEPOSITED AT 1 0 0 0 ° C  6.8 0.1 c0.1 1.3 
200 T G  S i 0 2 ,  1050 A VP Si3N4 DEPOSITED AT 9 0 0 ° C  7.0 3 . 5 ( T )  0.5 7.0 




TG Thermally G r o w n  
VP V a p o r  P l a t e d  
( T )  Trapping 
immmobile charge in our samples containing aluminum 
oxide is no lower than that in the sample having only 
thermally grown S i 0 2 .  I t  may be that our samples have 
n o  s i g n i f i c a n t  i n s u l a t o r - i n s u l a t o r  c o n t a c t  p o t e n t i a l .  
\ 
2 .  The d e p o s i t i o n  o f  s i l i c o n  n i t r i d e  h a s  i n c r e a s e d  t h e  
e f f e c t i v e  immobile charge density from 1 . 4  x 1011 
t o  6 - 8 - 9 - 2  X 10’’ This i s  similar t o   t h e   r e s u l t s  
repor ted   very   recent ly   by   Hi l le ry .  15  
3 .  Both  aluminum oxide  and  s i l icon  ni t r ide,   deposi ted  under  
the  condi t ions  descr ibed  above ,  a re  e lec t r ica l ly  much 
more s t ab le  than  are any other  kind of  insulator  layers  
t h a t  w e  have s tudied other  than thermally grown S i02 .  
Unfortunately,  the 1000°C deposit ion temperature prevents 
t he  u s e  of  these  mater ia l s  over  meta l l ic  layers .  
4 .  Vapor p l a t e d  S i 0  over stable in su la to r   l aye r s   i nduces  
a h igh  leve l  of  ins tab i l i ty  because  of  the  h igh  mobi le  
i on  con ten t  i n  vapor  plated S i 0 2 .  
2 
5 .  S i l i c o n  n i t r i d e  i s  a b a r r i e r  t o  t h e  s p e c i e s  t h a t  a r e  
i n v o l v e d  i n  t h e  a n n i h i l a t i o n  o f  f a s t  s t a t e s .  T h i s  was 
previously  reported by Deal e t  a l .  The d e n s i t i e s  
o f  f a s t  s t a t e s  shown i n  Table I1 w e r e  measured by 
the technique of  Brown and Gray. 16  
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Accelerated Aging T e s t  Data on MOS Trans i s to r s  
In  an  ear l ier  par t  o f  th i s  program,  w e  took bipolar micro- 
c i r c u i t  w a f e r s  from a product ion  l ine  and  de l inea ted  the  m e t e l  
i n t o  a special p a t t e r n  t o  make it  p o s s i b l e  t o  tes t  d i s c r e t e  
t r a n s i s t o r s  i n  t h e  c h i p .  W e  d iv ided  these  wafers  in to  ha lves  and 
half  of each wafer was given a deposit ion 9f chemically vapor 
p l a t ed  S i 0 2 .  The t r a n s i s t o r s  from both halves of the wafers were 
then  t e s t ed  be fo re  and  a f t e r  a 5-day bake a t  l 7 5 O C  during which a 
reverse  b ias  of  6 v o l t s  was app l i ed .  The results w e r e  presented 
i n  t h e  f i rs t  Sc ien t i f ic  Repor t .  
A s i m i l a r  test .  of the e f f ec t  o f  d e p o s i t e d  d i e l e c t r i c  h a s  
been  conducted  with MOS s t r u c t u r e s  a s  f o l l o w s .  Two wafers w e r e  
taken from a l o t  of production MOS mic roc i r cu i t  wafe r s .  The 
chips  from these wafers contain discrete p-channel enhancement 
mode MOS t r a n s i s t o r s .  The s u b s t r a t e  i s  5 ohm-cm, (111) or i en ted  
s i l i c o n .  They were f ab r i ca t ed  by  an a lka l i  f r ee  p rocess  wi th  no 
phosphorus  diffusion  or   phosphosi l icate   deposi t ion.  The wafers 
were divided into halves  and half  of  each wafer  was given a 
deposi t ion of  one micron of  vapor  plated phosphosi l icate .  The 
depos i t ion  and con t ro l  t echn iques  fo r  t h i s  phosphos i l i ca t e  were 
descr ibed on pages 7-12 of Sc ien t i f i c  Report NO. 2 .  
The a b i l i t y  o f  p h o s p h o s i l i c a t e  t o  g e t t e r  sodium i s  r e p o r t e d  i n  
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Reference 6 .  Each ch ip  has  two d i s c r e t e  MOS t r a n s i s t o r s .  
One of these  t rans is tors  has  under  i t s  gate  an oxide of  the type 
(p repa ra t ion  and  th ickness)  tha t  is  under the gate of the 
t r a n s i s t o r s  i n  t h e , c i r c u i t .  The o the r  t r ans i s to r  has  unde r  i t s  
ga te  an  oxide  of  the  type  found in  the  f ie ld  of  the c i r c u i t .  
Contact c u t s  w e r e  made through the vapor  plated layer  and the  
t r a n s i s t o r s  w e r e  then  scr ibed  and header and w i r e  bonded i n t o  
TO-5 packages. 
These t r a n s i s t o r s  were e l e c t r i c a l l y  t e s t e d  b e f o r e  and a f t e r  
548 hours of accelerated aging. The acce lera ted  ag ing  was done 
a t  125OC with -20  v o l t s  a p p l i e d  t o  t h e  g a t e  on ha l f  o f  the  devices ,  
and t o  t h e  d r a i n  on t h e  o t h e r  h a l f .  I n  each  case  the  o ther  th ree  
te rmina ls  w e r e  t i e d  t o g e t h e r .  The results discussed  below, w e r e  






following parameters w e r e  measured on each  t r ans i s to r :  
The l eakage  cu r ren t ,  a t  -20 V ,  o f  t he  d ra in  r e l a t ive  
t o  t h e  s o u r c e ,  g a t e  and s u b s t r a t e .  
The l eakage  cu r ren t ,  a t  -20 V ,  o f  the  source  re la t ive  
t o  t h e  d r a i n ,  g a t e  and s u b s t r a t e .  
The breakdown v o l t a g e ,  a t  10 PA, of  the  d ra in  r e l a t ive  
t o  the  source ,  ga te  and s u b s t r a t e .  
The breakdown vol tage ,  a t  10 PA, of the  source  re la t ive  
t o  t h e  d r a i n ,  g a t e  a n d  s u b s t r a t e .  
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V3 The breakdown vol tage ,  a t  10 pA, of   the  source,   gate  
and d r a i n  r e l a t i v e  t o  t h e  s u b s t r a t e .  
The threshold  vol tage ,  measured  wi th  the  ga te  t ied  to  
t h e  d r a i n  a n d . t h e  s o u r c e  t i e d  t o  t h e  s u b s t r a t e ,  
a t  b o t h  10  WA (VT1) and  100 pA ( V T 2 ) .  
vT1 'vT2 
A s  expected, because of the symmetry of MOS t r a n s i s t o r s ,  t h e  
measured  values  of 11 and 1 2 ,  and of VI and V2, w e r e  very 
s i m i l a r .  A l s o ,  the  resul ts  from  each of t he  two wafers w e r e  
s i m i l a r .  F u r t h e r ,  t h e  t h r e s h o l d  v o l t a g e  d a t a  a t  100 WA lead  one 
t o  the  same conc lus ions   a s   t hose   a t  10  pA. Therefore ,   data  from 
only one  of  the  wafers  are shown in  F igu res  7 t o  14. Measurements 
V and VT2 a r e  n o t  shown because  o f  t he i r  s imi l a r i t y  to  11, I 2 '  2 
V1 and VT1, r e s p e c t i v e l y .  
The 
1. 
2 .  
3 .  
d a t a  i n  Figures 7 t o  14  can  be  summarized as  fol lows:  
The phosphos i l ica te  and i t s  deposi t ion process  (40OoC 
f o r  less than four minutes) does not degrade the 
leakage c u r r e n t  o f  t he  dev ices  a t  any  po in t  i n  the  
t es t .  
The leakage c u r r e n t  d id  no t  i nc rease  s ign i f i can t ly  
d u r i n g  t h e  a c c e l e r a t e d  l i f e  t e s t .  
The devices  having the phosphosi l icate  exhibi ted break-  
down v o l t a g e s  ( o f  a l l  t y p e s )  t h a t  were more t i g h t l y  
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Figure  11. R e s u l t s  of l i f e  t e s t  of MOS t r ans i s to r s  -- V 3 ,  gate.  
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4. 
5 .  
6 .  
7 .  
t h a t  h e l d  u p  better on l i f e  t han  those  o f  t he  
con t ro l  dev ices .  
Gate  oxide t ransis tors  with phosphosi l icate  have 
lower threshold vol tages  (by about 0 .5  V)  than those 
wi thout  phosphos i l ica te .  
The threshold  vol tage  on a l l  o f  t h e  t r a n s i s t o r s  w i t h  
gate  oxide was s t ab le  th rough  the  acce le ra t ed  l i f e  
t e s t .  
The threshold  vol tage  on t h e  t r a n s i s t o r s  w i t h  t h e  f i e l d  
oxide was decreased (by up to 5 V) d u r i n g  t h e  l i f e  
t e s t .  
There was no s i g n i f i c a n t  d i f f e r e n c e  i n  t h e  t h r e s h o l d  
vol tage  of  t rans is tors  wi th  f ie ld  oxide  be tween 
devices  with and those  wi thout  phosphos i l ica te .  
These d a t a  show tha t  s ens i t i ve  dev ices  unde r  acce le ra t ed  stress 
condi t ions  show no d e t r i m e n t a l  e f f e c t s  due to  the presence of  a 
layer  of  vapor  plated phosphosi l icate  or  the process  used to  
apply it. W e  conclude that  the deposi t ion of  vapor  plated 
p h o s p h o s i l i c a t e  a t  4OO0C is  t h e r e f o r e  s u i t a b l e  f o r  u s e  with LSI 
circuits.  
Annealing of Fast  States 
Importance of Fast S t a t e s .  - Fas t  s t a t e s  a re  an  impor t an t  i n f luence  
on micr ,ocircui t  performance and rel iabi l i ty  because they s t rongly 
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i n f l u e n c e  t h e  s u r f a c e  p o t e n t i a l  o f  t h e  s i l i c o n  and i ts  
dependence on applied  voltage  and  temperature.   For t h i s  reason 
w e  have reported i n  previous reports (e .g. ,  Table I of 
-, S c i e n t i f i c  R e p o r t  N o .  3 )  on the  inf luence  of  var ious  process ing  
v a r i a b l e s  on the measured fast  s ta te  d e n s i t y .  
The importance of  the fast  state dens i ty  can  be apprec ia ted  
from the  resul ts  of the fol lowing experiment  involving t ransis tor  
devices  having  the  geometry  descr ibed  in  the  f i r s t  Sc ien t i f ic  
Report  (pages  46-47). The oxide  thickness  under  the  gate i s  
1700 A .  The devices  w e r e  measured by probing on the  me ta l l i zed  
wafer before they were a l loyed .  They were then  sub jec t ed  to  a 
hea t  treatment s imi l a r  t o  tha t  i nvo lved  in  the  heade r  bond ing  
operation and then they w e r e  again measured on the wafer under 
probes. The d a t a  i n  F i g u r e  15 demonstrate   the  large  change  in  
both the threshold vol tage and the t ransconductance due to  the 
anneal ing out  of  fas t  s ta tes  during the header  bonding operat ion.  
W e  a l s o  measured the fast  state dens i ty  i n  capaci tors  on the 
same wafer by the technique described by Deal e t  a13 and found 
that  roughly 18 x 10l1 fas t  s ta tes /cm* w e r e  annealed out during 
the  hea t  t rea tment .  
Anneal of Fast States. in. Lunge Area. Capac i tors .  - I n  
Sc ien t i f ic  Repor t  N o .  3 ,  w e  showed t h a t  t h e  f a s t  s t a t e  d e n s i t y  
a s  measured by Brown and Gray'' w a s  not reduced t o  n e g l i g i b l e  
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GATE VOLTAGE ( v o l t s )  
Figure 15. Effect of f a s t  s ta te  annealing on the c h a r a c t e r i s t i c s  of MOS t r a n s i s t o r s .  
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l eve l s  by  a hydrogen anneal a t  35OoC; t h a t  is, 7 x 10l1 f a s t  
states/cm2 remain a f t e r  an  anneal a t  35OoC f o r  1 2 0  minutes.  I n  
subsequent work, w e  found t h a t  a hydrogen anneal a t  5OO0C f o r  
30 m i n u t e s  d o e s  a n n e a l  t h i s  f a s t  s t a t e  d e n s i t y  t o  less than  
1 x 10" cm'2. This  would indicate  that  the lowest  temperature  
fo r  t he  comple t e  annea l ing  o f  f a s t  s t a t e s  i n  hydrogen is  between 
350 and 5 0 O o C .  Our r e s u l t s  a r e  c o n s i s t e n t  w i t h  t h e  f i n d i n g s  o f  
other  invest igators  as  given below: 
1. 
2 .  
3. 
4 .  
Balk'' d iscussed experimental  resul ts  involving anneal ing 
a t  32Ooc i n  hydrogen. H e  found t h a t  t h e  a n n e a l i n g  e f f e c t  
s a t u r a t e d  i n  2-1/2 hours.  H i s  da ta  show t h a t  3 .5  x 10l1 
fas t  s ta tes /cm2 were still p r e s e n t  a f t e r  t h e  a n n e a l .  
Kooi5 annealed i n  hydrogen for 30 minu tes  a t  45OoC. 
H i s  d a t a  a p p e a r s  t o  show the  d i sappea rance  o f  f a s t  s t a t e s  
t o  an undetectable number. 
Brown and Gray''  show t h a t  an anneal a t  8OO0C f o r  one 
hour i n  hydrogen  decreases  the  fas t  s ta te  dens i ty  to  
less than l o l o  c m e 2 .  
Gray and Brown18 r e p o r t  t h a t  a one-hour anneal i n  
hydrogen a t  4OO0C reduced  the  fas t  s tate d e n s i t y  t o  
about 2 x 10 10 cm-2 
W e  have  prepared  s i l icon  n i t r ide  layers  by  vapor  depos i t ion  a t  
900°C. The n i t r i d e  was 1050 A th ick   over  a 200 l aye r  of thermally 
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grown Si02 .  W e  found tha t  ou r  u sua l  a l loy ing  t r ea tmen t ,  t ha t  
would have annealed the f a s t  s t a t e  d e n s i t y  ( w i t h  aluminum 
e l e c t r o d e s )  t o  a n e g l i g i b l e  l e v e l  (less than 1 x 10l1 c m - 2 ) ,  
lef t  from 4.7 t o  6 . 9  x 10l1 f a s t  states p e r  cm2 (measured by 
the technique of Brown and Gray''). Similar  resul ts  have been 
previously reported by Deal e t  a l . 3  
A l s o ,  w e  have made MOS capac i tors  wi th  n icke l  ins tead  of  
aluminum and the  same a l loy ing  cyc le  tha t  e s se .n t i a l ly  annea l s  
a l l  o f  t he  f a s t  states when the  metal i s  aluminum leaves roughly 
40 x lo1' f a s t  s t a t e s  p e r  cm2 a s  measured by the  Brown and Gray'' 
technique. This also has been reported previously by D e a l  e t  a l .  3 
A l l  of  these data demonstrate the importance of the  
e v a l u a t i o n  o f  f a s t  s t a t e  d e n s i t i e s  i n  any inves t iga t ion  o f  t he  
poss ib le  e f fec ts  of  second- layer  insu la tor  mater ia l s  or  processes  
on the performance and r e l i a b i l i t y  o f  m i c r o c i r c u i t s .  
Table I11 is  an updated summary of our most important resul ts  
i n  experiments i n  t he  annea l ing  o f  f a s t  s t a t e s  from oxides i n  
l a r g e  a r e a  c a p a c i t o r s .  
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TABLE I11 
FAST  STATE  DENSITIES (GRAY AND BROWN), MEASURED WITH GOLD BALL  PROBE 
+OXIDE GROWN THERMALLY IN DRY AMBIENT 
s H 2  BAKE, 3 5 O o C ,  30 MIN. 
. )Hz  BAKE, 3 5 O o C ,  1 2 0  MIN. 
+H2  BAKE,  5OO0C, 30 MIN. 
b H 2 O   B O I L ,  5 MIN. 
b H 2 O   B O I L ,  60 MIN. 
> METALLIZED ( A I )  
*METALLIZED ( A I ) ,  BAKED (5OO0C, 1 2  MIN.)  
+METALLIZED  (Ni )  , BAKED ( 5 0 0 ° C ,  1 2  MIN. ) 
METALLIZED  (A1 ) , NOT BAKED,  HEADER AND 
WIRE BONDED  ON TO-5 
AMETALLIZED ( A I ) ,  METAL REMOVED, BAK D ( 5 0 0 ° C ,  
1 2  MIN.)  
BAKE AT  3OO0C, 45 MIN.,  TORR,  SUBSEQUENTLY 
METALLIZED AND BAKED (5OO0C, 1 2  MIN.)  
C l O O O  %, OF S I L I C O N   N I T R I D E   D E P O S I T E D ,  
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m E L i . n q  _of-Fa.s.t. Sta;t_e_s_Near-the~-Edqe~ of a Metallized  Reqion. - One 
of  the important  f indings made t o  d a t e  w i t h  t h e  new set of test  
s t r u c t u r e s  h a s  b e e n  t h e  o b s e r v a t i o n  t h a t  f a s t  s tates do not anneal 
out under narrow metal  l ines as they do under wide metal  l ines.  
The s p e c i f i c  tes t  s t r u c t u r e  involved i n  th i s  d i scove ry  i s  
shown i n  F i g u r e  16 .  I t  shows four  separa te  p- reg ions ,  wi th  the i r  
con tac t  l ands ,  and two lands  connected  to   gate  metal. The 
structural  arrangement  permits measurements t o  be made on d i f f e r e n t  
p a r t s  o f  t h i s  s t r u c t u r e  as   four  discrete t r a n s i s t o r s .  The s t r u c t u r e  
shown in  F igure  16 includes a t r a n s i s t o r  w i t h  g a t e  d i g i t s  0 . 2  m i l  
w i d e ,  and th ree  o the r  poss ib i l i t i e s  fo r  measu r ing  t r ans i s to r s  w i th  
wider  gate  metal .  The oxide  under  each  of the ga t e s  i s  f i e l d  o x i d e .  
Inversion vol tages  w e r e  measured on these  s t r u c t u r e s  y i e ld ing  
the resu l t s  shown i n  Table I V .  From these  da ta  one can  ca lcu la te  
t ha t  a f t e r  t he  a l loy ing  ope ra t ion  approx ima te ly  1 0 l 2  f a s t  states/crn2 
w e r e  present  beneath 0 . 2  m i l  wide aluminum l i n e s .  
W e  also found that the hydrogen anneal decreased the inversion 
vol tage  from 35 t o  30 vol ts  under  devices  with wider  gates .  This  
i nd ica t e s  bu t  does  no t  p rove  ( the  poss ib i l i t y  t ha t  t h i s  dec rease  
w a s  due to  the  tempera ture  and t i m e  alone cannot be r u l e d  o u t )  
t h a t  t h e  hydrogen permeates the  aluminum. 
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Figure 16. Surface ion and channel length test structures. 
TABLE I V  
INVERSION  VOLTAGE  UNDER TWO ALUMINUM L I N E   W I D T H S  
AND DIFFERENT  TREATMENTS 
L I N E   W I D T H  
(MILS) TREATMENT 
I N V E R S I O N  
VOLTAGE 
(VOLTS 1 
AFTER  ALLOYING  AT  5OO0C,  12 MIN.  
0 . 2  I 70 to 100 A F T E R   B O I L I N G   I N  DL WATER FOR 1 HOUR AND  REALLOYING  AT 5OO0C, 1 2  MIN.  70 t o  100 
AFTER  ALLOYING  AT  5OO0C, 1 HOUR 70 t o  100 
AFTER  H2  ANNEAL  AT  345OC,  30 MIN. 35 
1 .5  AFTER  ALLOYING  AT 5OO0C,  12 MIN. 35 
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Inf luence of  P-N Junctions on the Mobile Charge Density 
i n  MOS T rans i s to r s  
I n  Scient i f ic  R e p o r t  N o .  3 (pages 84, 85 and 91) 
w e  showed tha t  the  presence  of a p-n junc t ion  inf luences  the  
d e n s i t y  of mobile  charge i n  t h e  o x i d e  near the  junc t ion .  W e  
i n t e r p r e t e d  t h i s  a s  b e i n g  due t o  t h e  f r i n g i n g  f i e l d  i n  t h e  
oxide  due t o  t h e  p-n junct ion.   That  i s ,  t h e  same f i e l d  t h a t  k e e p s  
holes  in  the  p- reg ion  and e l e c t r o n s  i n  t h e  n - r e g i o n  d r i f t s  p o s i t l v e  
sodium ions  to  the  reg ions  over  the  p- type  source  and d r a i n  
and away from the  n- type  channel .   This   interpretat ion  provides  
an  explana t ion  for  why the mobile charge density found i n  p-channel 
MOS t r ans i s to r s  w i th  channe l s  1 . 0  m i l  long i s  h igher  than  in  those  
having a channel 0 . 4  m i l  long. The d a t a  i n  S c i e n t i ' f i c  
Report N o .  3 taken on samples with boron diffusion into phosphorus 
doped substrates a r e  shown i n  Table V .  A l s o  shown are d a t a  f o r  
MOS c a p a c i t o r s  t h a t  w e  in te rpre ted  as  ev idence  tha t  ox ide  sur faces  
g e t t e r  sodium ions  from regions covered by metal t o  r eg ions  no t  
covered by metal. 
To tes t  o u r  i n t e r p r e t a t i o n ,  w e  conducted a s imilar  experiment  
on samples t h a t  c o n t a i n  a phosphorus diffusion in  a subs t ra te  of  
boron-doped s i l i c o n .  The resul ts  of t h i s  expe r imen t  a re  a l so  
shown i n  Table V .  The t r a n s i s t o r  and capac i to r  s t ruc tu res  o f  t hese  
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TABLE V 
MOBILE  (3OO0C,  *J"2 V, 1 2  M I N . )  
CHARGE D E N S I T Y   I N   D I F F E R E N T   S T R U C T U R E S  
P-ON-N N- ON-p 
MOS CAPACITOR,  30 X 30 MILS' 7 x 0.4 x 10" 
MOS CAPACITOR,  HIGH  PERIMETER-TO-AREA  ATIO 2 - 9  3.0 
MOS TRANSISTOR,  1 MIL CHANNEL LENGTH 1.8 0 . 7  
MOS TRANSISTOR,  0.4 MIL CHANNEL  LE GTH 0.4 2 . 1  
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samples  a re  essent ia l ly  the  same as those involved i n  t h e  ear l ier  
work. I n  a d d i t i o n  t o  . t h e  d i f f e r e n c e s  i n  d i f f u s a n t  and substrate 
dopants  there  w e r e  o the r  p rocess ing  d i f f e rences .  The phosphorus w a s  
deposi ted as vapor  p l a t ed  phosphos i l i ca t e  a t  40Ooc over  the  
thermally grown oxide  d i f fus ion  mask and  then  d i f fused  a t  115OoC 
f o r  15  minutes.  A l l  of  the oxide was then  removed, so t h a t  t h e  
phosphos i l ica te  would not  immobilize  the  sodium  ions. An oxide 
l a y e r  (2200 8 )  was then grown so tha t  t he  f ina l  ox ide  would 
contain  very l i t t l e  phosphorus.  (Phosphorus  would  immobilize  the 
mobile charge) . 
A l l  o f  t h e  t r a n s i s t o r  d a t a  shown i n  Table V suppor t  the  model 
t h a t  t h e  sodium d r i f t s  from the oxide over  n-regions to  that  
over the p-regions.  
On the  o ther  hand ,  the  charge  dens i t ies  i n  the  capac i to r s  do 
not  support  another  model (discussed i n  Sc ien t i f ic  Repor t  
N o .  3 )  t ha t  t he  su r face  o f  t he  ox ide  ge t t e r s  t he  sodium ions from 
regions covered by metal  to regions not covered by metal .  I t  may 
be t h a t  t h e  r e l a t i v e  amount of mobile charge i n  t h e  30 x 30 m i l  
c apac i to r  and in  the  capac i to r s  w i th  the  na r row me ta l  l i nes  
(high P/A) i s  more dependent  on the relat ive amount of mobile 
charge beneath the metal  and on the  top  su r face  of t h e  i n s u l a t o r  




Surface Recombination Velocity 
Surface recombination velocity i s  an important determinant 
of the  leakage  cur ren t  i n  e i t h e r  MOS o r  b i p o l a r  c i r c u i t s  and of 
t h e  c u r r e n t  g a i n  o f  t r a n s i s t o r s  i n  b i p o l a r  c i rcui ts .  For t h i s  
reason, it i s  important t o  es tab l i sh  whether  the processes used 
i n  t h e  f a b r i c a t i o n  o f  complex LSI c i rcu i t s  degrade  the  sur face  
recombination velocity.  
W e  have used the technique of Fitzgerald and Grove2 t o  
measure the surface recombination velocity in samples made of 
var ious  mater ia l s  and  by va r ious  p rocesses  us td  to  bu i ld  LSI 
c i r c u i t s .  W e  measured  the  surface  recombination  velocity  of 
samples  with  second-layer  oxides  under  the aluminum meta l .  The 
r e s u l t s  of these  measurements  are shown in  F igu re  1 7 .  These da t a  
show tha t  the  sur face  recombina t ion  ve loc i ty  i s  g rea t ly  inc reased  
by the  depos i t ion  of  vapor  p la ted  S i O a  o r  phosphos i l ica te .  We 
also measured the f a s t  s t a t e  d e n s i t i e s  i n  MOS capac i to r s  on these 
same chips by the technique of Brown and Gray16 and obtained the 
resu l t s  g i v e n  i n  t h e  f i r s t  column  of Table V I .  These r e s u l t s  a r e  
cons i s t en t  w i th  the  da t a  in  F igu re  1 7 .  
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Figure  1 7 .  E f f e c t  of vapor p la ted  oxides, under the metal, 
on the surface r e c o m b i n a t i o n  v e l o c i t y .  
TABLE V I  
FAST  STATES AND Qss I N  MULTILEVEL INSULATORS 
F a s t  S t a t e s  Qss -
vapor   p la ted  S i 0 2  over  1 .o 
thermally grown Si02 
vapor   l a ted  phospho- 2 . 7  
s i l i c a t e  o v e r  t h e r m a l l y  
grown S i 0 2  
7 . 9  
9.6 
On pages 7 3  and 74 of  Scient i f ic  Report  No. 3 ,  w e  
p re sen ted  da ta  tha t  show that other samples having a l a y e r  of 
vapor  plated phosphosi l icate  have lower leakage currents  than 
samples  without the vapor  p la ted  layer .  The lower  leakage  current 
l e v e l  would appear t o  be incons i s t en t  w i th  the  h ighe r  su r face  
recombination  velocity.   There i s  not   necessar i ly   an  inconsis tency.  
Since the surface recombinat ion veloci ty  i s  a function of the 
s u r f a c e  p o t e n t i a l ,  a s  shown i n  Reference 1 9 ,  a sample  having a 
high maximum surface recombination velocity could have a low 
leakage current because of a s u r f a c e  p o t e n t i a l  t h a t  i s  f a r  from 
1 
i n t r i n s i c .  (The surface  recombination  velocity  as  measured by 
F i t zge ra ld  and Grove , i s  the  maximum l e v e l  - t h a t  a t  a n  i n t r i n s i c  2 
s u r f a c e  p o t e n t i a l .  The samples  with  the  lower  leakage  current 
w e r e  found t o  have higher values of Q S S ,  a s  shown in  the  second 
column i n  Table V I .  
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W e  conclude  tha t  whi le  the  depos i t ion  of  phosphos i l ica te  . 
i nc reases  the  maximum surface recombinat ion veloci ty ,  it decreases  
the  e f fec t ive  sur face  recombina t ion  ve loc i ty  and  the  leakage  
current  because of  an increase in t h e  s u r f a c e  p o t e n t i a l .  
Experiments i n  which a layer  of  phosphos i l ica te  w a s  vapor 
plated over  the metal  show (Figure 18) t h a t  t h e  d e g r a d a t i o n  i n  
the measured surface recombination velocity i s  much smal le r .  
Goetzberger e t  a1.20 h a v e  p o s t u l a t e d  t h a t  f a s t  s t a t e s  may be 
due t o  c h a r g e s  i n  t h e  o x i d e .  I f  t h e i r  model i s  v a l i d  one might 
e x p e c t  t h a t  t h e  f a s t  s t a t e  d e n s i t y ,  and the re fo re  the  su r face  
recombination velocity,  could be a l t e r e d  i n  a given sample by 
dr i f t ing  the  mobi le  charge  toward  or  away from t h e  s i l i c o n .  To 
t e s t  th i s  hypo thes i s ,  w e  compared the measured surface 
recombination velocity before and af ter  mobile  charge was d r i f t e d  
by an appl ied f ie ld  a t  an elevated temperature in several  samples 
known to contain mobile  cnarge in  the oxide.  The mobile  charge 
i n  these  samples was a s   h igh   a s  25 x ~rn’~. The d a t a  i n  
Figure 1 9  show a small  increase in  the surface recombinat ion 
v e l o c i t y  due to  the  d r i f t  o f  mob i l e  cha rges  toward  the  s i l i con .  
P rev ious  e f fo r t s  t o  in f luence  the  dens i ty  of Brown and Gray states 
caused by d r i f t i ng  mob i l e  cha rge  y i e lded  nega t ive  r e su l t s .  
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Figure 18. Effect  of vapor  plated  oxides,  over  the  metal, 
on the surface recombination velocity. 
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Figure 19.  Effect  of  drifting  mobile  charge  toward  the s i l i c o n  
on the surface recombination velocity.  
Comparison of Inversion Voltage i n  Regions Covered by Metal 
and i n  Regions not Covered by Metal 
An important determinant of microcircuit  performance and 
r e l i a b i l i t y  is t h e  r e l a t i v e  i n v e r s i o n  v o l t a g e  i n  va r ious  pa r t s  
of t h e  m i c r o c i r c u i t  s t r u c t u r e  -- under  the  t rans is tor  ga tes ,  under  
the  meta l  in te rconnec t ions  and in  reg ions  not  covered  by metal. 
The inve r s ion  vo l t age  unde r  the  t r ans i s to r  ga t e s  e s t ab l i shes  
the turn-on vol tage of  the t ransis tors , -  an important  determinant  
of  the  per formance  of  the  c i rcu i t .  I f  the  invers ion  vol tage  under  
metal in te rconnec t ions  i s  lower than the operating voltage thereon, 
i nve r s ion  w i l l  occur and the necessary isolation between adjacent 
p-type regions w i l l  be degraded, and the performance and r e l i a b i l i t y  
of   the c i rcui t  w i l l  be impai red .   I f   the   invers ion   vo l tage  i s  too  
low in regions not  covered by meta l ,  sur face  ions  might  bu i ld  up  
a su f f i c i en t  cha rge  on the s u r f a c e  t o  i n v e r t  t h e s e  r e g i o n s  and 
s imi la r ly  degrade  the  c i rcu i t  per formance  or  re l iab i l i ty .  
I f  the  invers ion  vol tage  in  reg ions  not  covered  by  meta l  i s  
much higher  than in  regions covered by meta l ,  there  i s  n e i t h e r  
a performance nor a r e l i a b i l i t y  problem. 
I f  t he  inve r s ion  vo l t age  i s  lower in regions not covered by 
metal  than in  regions covered by metal  there  i s  a ve ry  de f in i t e  
r e l i a b i l i t y  problem' .  In  this  case,  the ci rcui t  might  work w e l l  
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i n i t i a l l y  b u t  when the  appl ied  vol tage  has  been  on  the  c i rcu i t  
f o r  a period of t i m e ,  sur face  ion  migra t ion  on  the  insu la tor  
surface could create  channe1s. i .n  the region not  covered by metal  
a n d   c a u s e   t h e   c i r c u i t   t o   f a i l .  I t  is  u n l i k e l y   t h a t   t h e  
inversion voltage would be lower in  regions not  covered by metal  
than  in  reg ions  covered  by metal  when t h a t  metal (e . g . ,  aluminum) 
enhances  the  annea l ing  of  sur face  s ta tes .  On the  other   hand,  
i f  t h e  m e t a l  i s  aluminum and it i s  a l loyed  be fo re  the  de l inea t ion ,  
o r  i f  m e t a l s  are be ing  used  tha t  do n o t  a n n e a l  f a s t  s t a t e s ,  t h e  
inve r s ion  vo l t age  i n  regions not covered by metal can be equal  
to  those  in  reg ions  covered  by me ta l .  I f  t he  inve r s ion  vo l t age  
i n  t h e s e  two types of  reqions are  equal ,  a s l i g h t  r e d u c t i o n  i n  
the  invers ion  vol tage  in  reg ions  not  covered  by metal ,  perhaps 
due t o  a d i f f e r e n c e  i n  t h e  m o i s t u r e  i n  t h e  o x i d e  i n  t h e  two types 
o f  r eg ions ,  cou ld  c rea t e  y i e ld  o r  r e l i ab i l i t y  p rob lems .  
I n  the  sec t ion  concern ing  the  annea l ing  of  fas t  s ta tes  (pages  
5 0 -  54 ) , w e  g ive  da t a  showing  tha t  f a s t  s t a t e s  are not annealed 
out  in  reg ions  not  covered  by  aluminum a s  t h e y  a r e  i n  r e g i o n s  
covered  by  aluminum.  These da ta  ra i se  the  fo l lowing  ques t ions :  
1. How does one measure the inversion vol tage in  regions 
not covered by metal? 
2 .  Q u a n t i t a t i v e l y ,  how does  the  inversion  voltage  under 
regions not covered by metal compare with the inversion 
vol tage  i n  those regions that  are  covered by metal?  
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Concerning question 1, t h e r e  are two ways i n  which w e  have 
measured the inversion vol tage in  regions not  covered by metal. 
I f  an appropr i a t e  s t ruc tu re  exists, one can apply a conductive 
paste on the oxide,between two p-regions,  that  serves  as  a ga te  
e lec t rode   for   measur ing   the   invers ion   vo l tage .  (Paste appl ied  
a t  room temperature i s  u n l i k e l y  t o  a l te r  e i the r  t he  cha rge  o r  t he  
fas t  state d e n s i t y  i n  t h e  o x i d e .  A l s o ,  i f  t h e r e  i s  a work 
funct ion difference between the paste  and the s i l icon,  the effect  
of t h i s  d i f f e rence  i s  n e g l i g i b l e  when the oxide i s  t h i c k  .) 
For  th in  oxides ,  the  use  of conductive paste does not always 
y i e l d  a r e l i a b l e  measurement of the threshold voltages.  W e  
b e l i e v e  t h i s  t o  be due t o  a less t h a n  adequate intimacy of t h e  
contact between the conductive paste and the oxide (contact 
intimacy i s  more important on th in  ox ides . )  An inadequate 
intimacy of contact may be due t o  t h e  s i z e  and shape of the conducting 
pa r t i c l e s  i n  the  pas t e  be ing  such  tha t  t he  su r faces  of the conducting 
spheres  could not  contact  the oxide a t  e v e r y  p o i n t  o f  i t s  a r e a .  
In  the case of  thin oxides ,  one can obtain a measure of the 
inve r s ion  vo l t age  by observ ing  the  e f fec ts  of  ox ide  sur face  ions .  
That i s ,  t he  t echn iques  described i n  Reference 7 can be used to 
measure the minimum vol tage  on the me ta l  t ha t  w i l l  induce channeling 
beyond the  meta l .  The d i f f i c u l t i e s  i n v o l v e d  w i t h  making 
measurements  of  invers ion  vol tages  on  th in  oxides  a re  re la t ive ly  
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unimportant because MOS microc i rcu i t s  should  be designed so 
t h a t  t h e r e  are no regions with thin oxides  not  covered by metal. 
Concerning question 2 ,  w e  have measured differences between 
the  invers ion  vol tage  in  reg ions  not  covered  by  metal and those 
tha t  a r e  cove red  by metal of approximately 60 v o l t s  on an 
oxide thickness of 13,000 A .  This i s  what  one  would  expect if 
t h e r e  w e r e  lo1* f a s t  s t a t e s  p e r  cm2 in  the regions not  covered by 
metal  -- a not  unexpected densi ty  in  view of ou r  da t a  g iven  in  
Table I of  Scient i f ic  Report  N o .  3 where w e  r epor t  f i nd ing  
6 x 10l1 t o  25 x lo1' f a s t  s t a t e s  per cm2 f o r  t h e  s i t u a t i o n  i n  
which the metal i s  removed be fo re  a l loy ing .  
If the  a l loy ing  i s  performed a f t e r  . t h e  d e l i n e a t i o n  o f  t h e  
aluminum, the  inve r s ion  vo l t age  i n  regions not covered by aluminum 
i s  no t  l i ke ly  t o  present  a problem. 
Surface Conductivity 
I n  Sc ien t i f ic  Repor t  N o .  3 w e  described (pages 46 and 
47)  a t e s t  s t r u c t u r e  h a v i n g  i n t e r d i g i t a t e d  e l e c t r o d e s  t h a t  was 
designed  to   measure  direct ly   the  surface  conduct ivi ty   of   the   top .i 
!l 
su r face   o f   an   insu la tor .   This   s t ruc ture ,   des igned   for  LSI 9 !' 
! 
r e l i a b i l i t y  s t u d i e s  on a related  program,  has a l so  been  described t 
i n  Reference 1. This s t r u c t u r e ,  shown i n  Figure  20,has a sur face  
conducting channel geometry with a wid th- to- length  ra t io  of  5000. 
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The d i f f i cu l t i e s  i nvo lved  in  measu r ing  the  su r face  conduc t iv i ty  
d i r e c t l y  w e r e  d iscussed on pages 46 and 48 o f  Sc ien t i f i c  
Report N o .  3 .  On pages  48  and 49 of t ha t  r e p o r t , a n d  i n  a 
publ ished paperqwe discussed the relat ive advantages of  the 
surface-ion tes t  s t r u c t u r e .  
I n  s p i t e  of t h e  d i f f i c u l t i e s  i n v o l v e d  i n  making a d i r e c t  
measurement of the surface conductivity and i n  r e l a t i n g  s u r f a c e  
conduct ivi ty  measurements  to  the behavior  expected of  microcircui t  
s t r u c t u r e s ,  d i r e c t  measurements of surface conduct ivi ty  provide 
information not  okherwise obtainable  and the re fo re  w e  have done 
f u r t h e r  work w i t h  t h e  tes t  s t r u c t u r e  shown in  F igure  2 0 .  W e  f i n d  
w e  can measure the surface conduc t iv i ty  wi th  th i s  s t r u c t u r e  a t  a 
90% re la t ive  humidi ty ,  and  tha t  w e  can compare the  sur face  
conduc t iv i ty   fo r   va r ious   d i e l ec t r i c   ma te r i a l s .  The humid ambient 
increases  the  sur face  cur ren t  to  convenient ly  measurable  leve ls  and 
makes the cu r ren t  t h rough  the  in su la to r  r e l a t ive ly  neg l ig ib l e .  
The d a t a  i n  Figure 2 1  show the  r e su l t s  t aken  on thermally grown 
SiO2, vapor-plated Si02, and vapor-plated S i02  containing 3% 
(by  weight)  phosphorus. The aluminum was evaporated from a 
t u n g s t e n  c o i l  a s  i s  t y p i c a l  f o r  b i p o l a r  m i c r o c i r c u i t s .  Measurements 
taken on MOS capac i to r s  show that  such an evaporat ion deposi ts  
more than 10l2 sodium  ions/cm2 on the  oxide  surface.   Data   are  
shown for  th ree  va lues  of  vo l tage  on  the  s i l i con  subs t ra te  re la t ive  
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Figure 20. Test  structure  for  the  direct 
measurement of surface  conductivity. 
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F igu re  21 .  Surface conduct iv i t ies  of several  oxides 
fo r  several  transverse e lec t r ic  f ie lds .  
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t o  t h e  m e t a l .  The vol tage  be tween the  in te rd ig i ta ted  e lec t rodes  
w a s  1 .5  v o l t s .  
Concerning these data ,  the fol lowing points  must  be s t r e s s e d .  
W e  f i nd  tha t  t he  su r face  conduc t iv i ty  i s  t i m e  dependent during i ts  
measurement. W e  have  observed  an increase i n  sur face  conduct iv i ty  
wi th  t i m e  and then subsequently a decrease over  a period of roughly 
two hours .  W e  be l i eve  the  inc rease  i s  due t o  a s l o w  build-up of 
the  sur face  charge  dens i ty  due  to  the  appl ica t ion  of  the  subs t ra te  
po ten t ia l ,  whi le  the  decrease  i s  due t o  a po la r i za t ion  o f  t he  
sur face  charge  dens i ty  or  a development of an insulating area on 
the  su r face  due t o  an e l e c t r o l y t i c  e v o l u t i o n  o f  g a s .  The d a t a  
" 
shown in  F igu re  2 1  were taken immediately af ter  the vol tage w a s  
appl ied .  
While much fur ther  s tudy  could  be  proposed  in  th i s  a rea ,we 
do not  consider  the cost  of  such a s t u d y  t o  be j u s t i f i a b l e  i n  
t h i s  program i n  view of t h e  s t a t e d  o b j e c t i v e s  of the program. 
Such study would  be more appropr i a t e   fo r  a r e s e a r c h   e f f o r t   w i t h  ! 
t he  ob jec t ive  t o  s tudy  the  de t a i l ed  na tu re  o f  su r face  conduc t iv i ty .  ,!I 
y 
The d a t a  i n  Figure 2 1  show: 
1. The u t i l i t y  o f  o u r  tes t  s t ruc ture  for  measur ing  sur face  
,I ' 1  
c o n d u c t i v i t y   d i r e c t l y .  I t  provides   an  addi t ional  means ! !, 
f o r  compar ing  insu la tor  sur faces .  
1 
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5 .  
V a p o r  p la ted oxides  have lower surface conduct ivi t ies  
than thermally grown S i 0 2 .  This seems t o  be most 
pronounced i n  t h e  case of   the  phosphosi l icate .  A 
phosphos i l ica te  layer  might  be expec ted  to  be 
hygroscopic and therefore expected to have a high 
s u r f a c e   c o n d u c t i v i t y .   I n   c o n t r a s t ,  Snow and  Deal2’ 
r e p o r t  t h a t  t h e  b u l k  r e s i s t i v i t y  o f  p h o s p h o s i l i c a t e  
i s  a t  l e a s t  a f ac to r  o f  2 5  lower  than  tha t  for  S i 0 2 .  
One might  pos tu la te  tha t  the  sur face  conduct iv i ty  i s  
due t o  sodium ions  and tha t  ph ,xphos i l ica te  immobi l izes  
t h e s e  i o n s .  
Sur face  conduct iv i ty  increases  when t h e r e  i s  a vol tage 
appl ied   to   the   subs t ra te .   This   conf i rms   our  model 
descr ibed in  Reference 7 .  
There is good correlat ion between the su r face  
conduc t iv i ty  measu red  a t  d i f f e ren t  va lues  o f  subs t r a t e  
b i a s .  
Surface conduct ivi ty  i s  f a i r l y  i n s e n s i t i v e  t o  t h e  
po la r i ty  o f  t he  vo l t age  app l i ed  t o  t h e  s u b s t r a t e .  
Effect of an Applied Gate Voltage a t  an Elevated 
Temperature on the Threshold Voltage of MOS Trans i s to r s  
Deal e t  a1.22 and Goetzberger23 have reported that the 
app l i ca t ion  o f  a vo l t age  to  an  MOS c a p a c i t o r  a t  a n  e l e v a t e d  
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temperature a l ters  t h e  immobile charge density (Qss) i n  t h e  
oxide.  M e  have demonstrated that  this  phenomenon a lso  occurs  
on MOS t r a n s i s t o r s ,  a s  shown i n  Figure 2 2 .  This phenomenon 
can be impor tan t  dur ing  the  a l loy ing  opera t ion  as  ind ica ted  by 
t h e  d a t a  shown i n  Figure 2 3 .  These d a t a  were taken on two 
groups  of  al loyed MOS t r a n s i s t o r s  from t h e  same wafer.  The only 
difference between the two groups was t h a t  i n  one of the groups 
the charge w a s  removed  from the  ga t e  o f  each  t r ans i s to r  by 
con tac t ing  wi th  a zero biased probe before  the al loying s tep.  
The d a t a  i n  Figure 2 2  show t h a t  t h e  d e v i c e s  t h a t  had the charge 
removed exh ib i t ed  a more uniform inversion vol tage af ter  the 
a l loy ing  ope ra t ion .  W e  be l i eve  tha t  t h i s  demons t r a t e s  t ha t  cha rge  
on t h e  metal of an MOS s t ruc tu re  can  in f luence  the  MOS system 
d u r i n g  t h e  a l l o y i n g  o p e r a t i o n  t o  a l te r  the  e f fec t ive  charge  i n  
the  oxide .  W e  be l i eve  tha t  t he  cha rge  on the  capac i to r s  w a s  due 
to  wafe r s  s l i d ing  ove r  each  o the r  i n  a p e t r i  d i s h .  T h i s  would 
not  occur  i n  normal processing because wafers containing 
m i c r o c i r c u i t s  would no t  be allowed to  s l i de  ove r  each  o the r  because  /, 
the  meta l  pa t te rn  can  be scra tched .  
Because  of   the  f fect   of   gate   vol tage  during  a l loying on ‘1 
\ 
L/ 
t h e  t r a n s i s t o r  c h a r a c t e r i s t i c s ,  o u r  se t  of t es t  s t ructures  includes 
MOS t r a n s i s t o r s  i n  which the gate i s  t i e d  t o  a p-type region in 
the  s i l i con .  Th i s  i s  descr ibed on page 1 6  of t h i s  r e p o r t .  
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temperature on the threshold vol tage of 
MOS transis t o r s .  
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F igure  23. E f f e c t  of charge on the metal 
of MOS t ransis tors .  
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du r ing  a l loy ing  on threshold voltage 
A t  the al loying temperature  it would be impossible, during 
a l loy ing ,  for  such  a device to  have a non-zero voltage on the 
ga t e .  Test t r ans i s to r s  w i th  f loa t ing  ga te s  migh t  have  d i f f e ren t  
t h re sho ld  vo l t ages  than  the  c i r cu i t  t r ans i s to r s  t ha t  t hey  
are t o  r e p r e s e n t .  A c i r c u i t  t r a n s i s t o r  always has the gate 
metal connected t o  t h e  s i l i c o n  a t  a d ra in  o f  ano the r  t r ans i s to r  
o r   a t  a p ro tec t ive  d iode .  
I n s t a b i l i t y  i n  P r o t e c t i v e  Diodes 
Because of  the suscept ibi l i ty  of MOS t r a n s i s t o r s  t o  t h e  
development of shor ted  ga tes  due t o  breakdown of the  ga te  oxide ,  
manufac turers  des ign  the  input  te rmina ls  of  microc i rcu i t s  to  have  
p ro tec t ive  - p-n j u n c t i o n   d i o d e s   i n   p a r a l l e l   w i t h   t h e   i n p u t   t o  
l i m i t  the  vol tage  appl ied  across  the  oxide .  To i nc rease  the  
protect ion,  gate  control led diodes are  used because they have 
lower  breakdown vo l t ages .  A ga te  cont ro l led  d iode  i s  a junc t ion  
diode having a meta l  e lec t rode  over ly ing  and e l e c t r i c a l l y  t i e d  
t o  t h e  h i g h  r e s i s t i v i t y  s i d e  o f  t h e  j u n c t i o n .  A negat ive vol tage 
appl ied  to  the  p- type  d i f fused  reg ion  w i l l  induce posi t ive 
charge on the   meta l .   This   pos i t ive   charge   increases   the   f ie ld  
i n  t h e  d e p l e t i o n  l a y e r  and therefore  decreases  the  breakdown 
vol tage .  Note the  s imi la r i ty  be tween the  pro tec t ive  d iode  
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s t ruc ture  and  an  MOS t r a n s i s t o r ,  making it e a s y  t o  i n c l u d e  i n  
MOS m i c r o c i r c u i t  c h i p s .  
Fo r  p rocess  con t ro l  and  p roduc t  r e l i ab i l i t y ,  , w e  monitor the 
breakdown vol tage  of  the  dra in  of  an  MOS t r a n s i s t o r  w i t h  t h e  
ga t e  and source t ied t o  t h e  s u b s t r a t e .  W e  f i n d  t h a t  t h i s  b r e a k -  
down vol tage  is s i g n i f i c a n t l y  i n c r e a s e d  by the  measurement i t s e l f .  
Our measurements show t h a t  t h i s  i n c r e a s e  i s  qu i t e  sma l l  ((4%) 
i f  a vo l tage  j u s t  below breakdown i s  app l i ed  fo r  a per iod of  16 
hours .  On the   o ther   hand ,   i f   ava lanche   cur ren t  i s  drawn, t he  
breakdown vol tage  can  increase  by more than 30% i n  less than  a 
! 
minute. W e  b e l i e v e  t h a t  t h e  increase is  due to   avalanche 
gene ra t ed  ene rge t i c  e l ec t rons  be ing  in j ec t ed  in to  the  ox ide .  i n  a 
manner somewhat r e l a t e d  t o  t h a t  r e p o r t e d  by Nicol l ian  and 
Goetzberger. 2 4  
W e  have measured t h i s  i n c r e a s e  on p-channel MOS t r a n s i s t o r s  
made by a var ie ty  of  processes  inc luding  wafers  having  <loo> 
and (111) o r i e n t a t i o n s ,  and  have  found no s i g n i f i c a n t  d i f f e r e n c e s .  j 
i: 
we found s i m i l a r  i n s t a b i l i t y  i n  devices  made by seve ra l  o the r  1 
manufacturers .  Similar  resul ts  have been reported by investigators,  ii 
a t  Texas  instrument^^^ and  Motorola. i '  
1 
I 
I '  
2 6  
F 
j 
W e  f i n d  t h a t  t h i s  i n s t a b i l i t y  i n  breakdown vol tage i s  not  
observed  on  n-channel  transistors.  W e  b e l i e v e  t h a t  t h i s  i s  due 
t o  t h e  d i f f e r e n c e  i n  b a r r i e r  h e i g h t  f o r  e l e c t r o n s  from t h e  s i l i c o n  
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t o  t h e  o x i d e  (3.15 e V )  and t h a t  for holes  (3.75 . e V ) .  Also, with  
p-channel  devices  the polar i ty  of t he  ope ra t ing  vo . l t age  d r i f t s  
e l ec t rons  from the  s i l i con  to  the  oxide  whi le  in  n-channel  
dev ices  the  e l ec t rons  would be d r i f t e d  away from the  oxide .  
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CONCLUSION 
1. The e f f ec t iveness  o f  a new set of tes t  s t r u c t u r e s  h a s  
been  proven.  This set  has  advantages  over  our  previous 
sets of tes t  s t r u c t u r e s  i n  t h a t :  
a .  The processes   used  for  i t s  f a b r i c a t i o n  a r e  t h e  same as 
those used for  bui lding product ion MOS mic roc i r cu i t s .  
b .  The s i n g l e  set  inc ludes  a s u f f i c i e n t  number of t es t  
s t ruc tu res  . fo r  t he  eva lua t ion  of each type of region 
i n  t h e  m i c r o c i r c u i t .  
c .  New t es t  s t ructure   types  have  been  included,  and 
previous ly  ex is t ing  types  have  been  redes igned  to  be 
more s e n s i t i v e .  
2 .  The cons idera t ions  involved  in  the  des ign  of each of the  
test  s t ruc tures  have  been  presented  in  de ta i l ,  a long with 
a d i scuss ion  of the uses  of  each.  
3 .  A d i scuss ion  is  given of var ious  means for handling problems 
t h a t  a r i s e  i n  t h e  u s e  of t hese  test  p a t t e r n s .  
I 
i 
4 .  Theore t ica l   cons idera t ions   have   been   used   to  set up c r i te r ia  j 
A !  
by which simple leakage current measurements taken on complex 
c i r c u i t s  might be used t o   i d e n t i f y   t h e  cause of   degradat ion \ i 
$4 
o f  f a i l u r e  i n  i n d i v i d u a l  m i c r o c i r c u i t s .  
5 .  An a d d i t i o n a l  model has been proposed concerning an effect 
which a depos i t ion  of  a d i e l e c t r i c  may have on the 
i 
c h a r a c t e r i s t i c s  o f  a mic roc i r cu i t .  
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6 .  An acce lera ted  ag ing  tes t  has been conducted with MOS 
t r a n s i s t o r s  on production wafers of commercially available 
types of microcircui-ts.  Samples w e r e  t e s t ed  bo th  wi th  and  
without  a vapor-plated phosphosi l icate  second-layer  dielectr ic .  
The d a t a  show t h a t  t h e  t r a n s i s t o r s  are not degraded by the 
' deposi t ion  and  presence  of   the  vapor   plated  phosphosi l icate .  
7 .  I t  has been demonstrated that a barrier ( to  mobi le  ions)  
l a y e r  i n  t h e  i n s u l a t o r  d o e s  n o t  i n s u r e  d e v i c e  s t a b i l i t y  i f  
t he re  are mobile ions i n  t h e  l a y e r  of i n su la to r  ove r ly ing  
t h e  b a r r i e r  l a y e r .  
8. The work o f  o the r  i nves t iga to r s  has  been  co r robora t ed  tha t  
s i l i c o n  n i t r i d e  o v e r  a thermally grown S i02  l aye r  i nc reases  
t h e  f l a t  band voltage and impedes the annihilation of f a s t  
s tates.  
9 .  The importance of measuring inversion voltages both in regions 
covered by metal  and in  reg ions  not  covered  by metal has been 
d iscussed .  Two techniques  for  measuring  inversion  voltages 
in  reg ions  not  covered  by metal  have been discussed. 
Experimental  data  that  show the  re la t ionship  be tween these  
inversion vol tages  have been presented.  
10 .  Experimental data have been t aken  tha t  show a lower limit f o r  the 
temperature fo r  t he  comple t e  annea l ing  o f  f a s t  s t a t e s  w i th  
hydrogen.  Data are presented on t h e  e f f e c t s  o f  s i l i c o n  n i t r i d e  
and  of  e lec t ro less  n icke l  on  the  annea l ing  of  fas t  states. 
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11. Experimental data have been taken showing t h a t  t h e  fast  
states are n o t  annealed out under narrow aluminum l i n e s  by 
p r o c e s s e s  t h a t  a n n e a l  o u t  e s s e n t i a l l y  a l l  t h e  fas t  states 
under wider metal l i n e s .  
1 2 .  Experimental data have been taken showing that  su r face  
recombina t ion  ve loc i t ies  of thermal ly  oxid ized  s i l icon  
are inc reased  by  the  add i t ion  o f  a vapor-deposited layer 
of S i 0 2  o r  phosphos i l i ca t e .  A small  increase occurs  i f  t h e  
second layer i s  deposi ted over  a me ta l l i zed  (aluminum)  sample 
of thermally grown S i 0 2 .  Further ,  it has  been shown t h a t  a 
p rocess  tha t  i nc reases  the  su r face  r ecombina t ion  ve loc i ty  
can a t  t h e  same t i m e  change  the  sur face  poten t ia l  so t h a t  
t h e  o v e r a l l  effect  i s  a lower leakage current .  
1 3 .  The p o s s i b i l i t y  o f  making direct  measurements of su r face  
conduct iv i ty  of  an  insu la tor  of t he  type  found  in  mic roc i r cu i t s  
has  been establ ished.  Vapor-plated phosphosi l icate  has  been 
shown t o  have a s u r p r i s i n g l y  low su r face  conduc t iv i ty  in  
comparison with that of thermally-grown S i 0 2 .  
14.  Addit ional  data have been taken that support  a hypothesis 
g iven  in  Sc ien t i f i c  Repor t  N o .  3 t h a t  a p-n junc t ion  
inf luences the mobile  ion content  in  an MOS t r a n s i s t o r .  This 
ha.s severa l   impor tan t   impl ica t ions .  One c a n  i n f e r  t h a t  
p-channel MOS microc i rcu i t s  should  be more stable t h a n  e i t h e r  
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n-channel or complementary MOS mic roc i r cu i t s .   A l so ,   t h i s  
phenomenon should be taken  in to  account  i n  the  es tab l i shment  
of des ign  ru l e s ,  i .e., design rules  might  be d i f f e r e n t  f o r  
t hese  th ree  types  of MOS mic roc i r cu i t .  
15.  Another  hypothesis  given i n  S c i e n t i f i c  R e p o r t  No- 3 ,  
t h a t  a n  i n s u l a t o r  s u r f a c e  g e t t e r s  mobile ions ,  w a s  n o t  
supported by addi t ional  data possibly because of  other  
in f luences  of g r e a t e r  s i g n i f i c a n c e .  
16 .  It  has been demonstrated that an applied gate voltage a t  an 
elevated temperature a l ters  the threshold v,ol tage of MOS 
t r a n s i s t o r s  due t o  a phenomenon repor ted  ear l ier  f o r  MOS 
casaci t o r s  . 
17. A phenomenon believed t o  be due t o  avalanche inject ion of 
e l ec t rons  in to  ox ide  l aye r s  has been subjected to  experimental  




W e  
1. 
2 .  
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5.  
6 .  
7 .  
recommend t h a t  work be continued t9: 
: 
conduct  theore t ica l  and  exper imenta l  s tud ies  of  the  
factors which affect  the fundamental  electrical p r o p e r t i e s  
of the  Si-Si02 in t e r f ace  o f  s t ruc tu res  hav ing  two 
dielectric l a y e r s .  
Further develop the models and the understanding of 
each of  the surface-related causes o f  i n s t a b i l i t y  i r  
m u l t i l e v e l  m i c r o c i r c u i t s .  
Conduc t  co r re l a t ion  s tud ie s  to  e s t ab l i sh  the  va lue  o f  
test  v e h i c l e s  f o r  t h e  d e t e r m i n a t i o n  o f  t h e  r e l i a b i l i t y  
of actual mic roc i r cu i t  s t ruc tu res  o f  bo th  the  b ipo la r  
and MOS type .  
Cor re l a t e  the effects on l i f e  tes t  d a t a  o f  deposited 
second-layer  insulators  on s t r u c t u r e s  u s e d  i n  LSI a r r a y s  
with measurements taken on test  s t r u c t u r e s .  
I 
Conduct  invest igat ions t o  eva lua te  spec i f i c  p rocess  
changes  for  the  improvement  of  microc i rcu i t  re l iab i l i ty .  
Establish whether mobile ions exis t  a t  a n  i n t e r f a c e  
between two i n s u l a t o r  l a y e r s .  
Study the effects of  depos i t ing  insu la tor  layers  over  
t h e  metal on samples having A 1 2 0 3  o r  S i 3 N 4  under the 
m e  t a l  . 
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8. Study the effects of hea t  t rea tments  used t o  improve 
the  con tac t  r e s i s t ance  in  v i a s  between two l aye r s  of 
metal on the  p rope r t i e s  of the ox ide - s i l i con  in t e r f ace .  
9 .  U t i l i z e  t h e  r e s u l t s  o f  t h i s  program t o  improve the  
r e l i a b i l i t y  of  microcircui ts  by the establ ishment  of  
appropriate  design rules .  
10.  Prepare a d iscuss ion  of  the  e f fec ts  on r e l i a b i l i t y  
of a conversion from (111) t o  (100) o r i e n t e d  s i l i c o n .  
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APPENDIX B 
m W  TECHNOLOGY 
To conform to  the  requi rements  of t h e  New Technology clause 
o f  t he  con t r ac t ,  a review meeting was he ld  to  de te rmine  the  
r epor t ab le  items. Personnel  par t ic ipa t ing  i n  the  review  included 
G .  L. Schnable,  the Program  Manager,  and E .  S . Schlege l ,  the  
p r inc ipa l  i nves t iga to r  on  the  program. 
A l i s t  of r epor t ab le  i t e m s  i s  given  below.  These items 
are inventions,   discoveries,   improvements,   or  innovations.  
1. New tes t  s t r u c t u r e  set  for  genera l  u s e  w i th  MOS mic roc i r cu i t s  
(Pages 7-19.) 
A new set of t e s t  s t r u c t u r e s  has been b u i l t  and demonstrated 
fo r  gene ra l  u se  with product ion MOS m i c r o c i r c u i t s .  Compared w i t h  
the  previous set of t e s t  s t r u c t u r e s ,  t h i s  s e t  has the advantages 
t h a t  it i s  prepared by the exact  process  that  i s  used i n  the  
production of MOS m i c r o c i r c u i t s ,  i t  conta ins  t e s t  s t r u c t u r e s  f o r  
eva lua t ing  each  type  of r eg ion  in  the  mic roc i r cu i t ,  and it contains  
new, and  improved, tes t  s t r u c t u r e s .  
2 .  Improved MOS t r a n s i s t o r  tes t  s t ruc tures .   (Pages  16-18.) 
The new set of tes t  s t ruc tu res  inc ludes  MOS t r a n s i s t o r s  f o r  
t e s t i n g :  
a .  Effects   of   channel   ength 
b .  Similar  devices  with and without  gate  metal. 
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3. Discovery t h a t  f a s t  states are not  annea led  from regions under 
narrow metal l i n e s .  (Pages  55-57.) 
The discovery w a s  made t h a t  t h e  e f f e c t i v e n e s s  o f  aluminum i n  
the  annea l ing  o f  f a s t  states is p r a c t i c a l l y  e l i m i n a t e d  i f  t h e  
meta l  l ine  wid th  i s  small (-0.2 m i l ) .  
4 .  Demonstration of capabili ty t o  measure surface conductivity 
directly.   (Pages  70-75.)  
I t  has been demonstrated that direct  measurements can be made 
of the surface conduct ivi ty  of  dielectric layers  of  the types used 
i n   m i c r o c i r c u i t s .  
5 .  Demonstration of e f f e c t s  of substrate b i a s  on the   su r f ace  
conductivity.  (Pages  70-75.) 
D a t a  have been taken  tha t  suppor t  a model proposed i n   e a r l i e r  
work i n   t h i s  program i n  which i t  was p o s t u l a t e d  t h a t  t h e  substrate 
b i a s  i n f luences  the  su r face  conduc t iv i ty  o f  a dielectric layer  of  
t he   t ype   u sed   i n   mic roc i r cu i t s .  
The discovery was made tha t  t he  su r face  conduc t iv i ty  i s  
a f f ec t ed  equa l ly  by  app l i ed  subs t r a t e  vo l t ages  o f  e i the r  po la r i ty .  
The discovery w a s  made t h a t  t h e  s u r f a c e  c o n d u c t i v i t y  w i t h  a n  
i 
app l i ed  subs t r a t e  vo l t age  i s  p r o p o r t i o n a l  t o  t h a t  w i t h  z e r o  
a p p l i e d  s u b s t r a t e  v o l t a g e .  
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